m.tdf

fsk传输系统源码 fsk传输系统源码 fsk传输系统源码 fsk传输系统源码 fsk传输系统源码 fsk传输系统源码 fsk传输系统源码

TITLE "m generating sequence";

SUBDESIGN m
(
	%pcm input%
	FSX_PCM,BCLKT,DT_PCM			:INPUT;

	%m sequence%
	m_Sequence							:INPUT;

	%SW input%
	SW[7..0]								:INPUT;

	%control mode%
	Error_SEL[1..0]						:INPUT;

	%MUX output%
	MUX_DT							:OUTPUT;
	MUX_CLK							:INPUT;
	Error_ind								:OUTPUT;

	%Test m sequence%
	m_SEL[1..0]							:INPUT;
	m_test								:OUTPUT;
	Frame_Ind							:OUTPUT;
	
)
VARIABLE
	Main_CLK,Mode[1..0]					:LCELL;
	Delay_m[6..0]							:DFF;
	m_Out								:LCELL;

	%students pust defined variables at here%
	All_Zero								:LCELL;

BEGIN

	Main_CLK=MUX_CLK;
	Mode[]=M_SEL[];

%
INPUT:	
	Main_CLK:			input 256KHz clock
	m_SEL[1..0]:			select output m sequence type
OUTPUT:
	m_Out:				m sequence output
	
function:
	generating m sequence
	m_SEL[]=0:			m sequence type is (13) 
	m_SEL[]=1:			m sequence type is (23) 
	m_SEL[]=2:			m sequence type is (103) 
	m_SEL[]=3:			m sequence type is (203) 

%

	--students put his program inhere
	All_Zero=(Delay_m[]==0);
	Delay_m[].clk=Main_CLK;
	Delay_m[5..0].d=Delay_m[6..1];
	CASE m_SEL[] IS
		WHEN 0 =>
			Delay_m6.d=Delay_m5 $ Delay_m4 $ All_Zero;
		WHEN 1 =>
			Delay_m6.d=Delay_m4 $ Delay_m3 $ All_Zero;
		WHEN 2 =>
			Delay_m6.d=Delay_m2 $ Delay_m1 $ All_Zero;
		WHEN 3 =>
			Delay_m6.d=Delay_m1 $ Delay_m0 $ All_Zero;
	END CASE;
	m_out=Delay_m6;

	--fellowing program can't be rewriteable
	m_test=m_Out;

	--not used pin
	MUX_DT=(FSX_PCM,BCLKT,DT_PCM,m_Sequence,SW[7..0],Error_SEL[1..0],MUX_CLK)==0;
	(Error_ind,Frame_Ind)=0;
	

END;