twomuxs.v

Verilog 编写的fir滤波器

module twomuxs(a,b,sel,out);
output out;
input a,b,sel;
not(sel_,sel);
and(a1,a,sel_),(a2,b,sel);
or(out,a1,a2);
endmodule