ior2.vhd

来自「8位的加法器设计」· VHDL 代码 · 共 9 行

entity ior2 is
	port(x,y:in bit;
		z:out bit);
end ior2;

architecture ex2 of ior2 is
	begin
		z<=x or y;
end ex2;