f_adder.fit.eqn

8位的加法器设计

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B2L1 is h_adder:m1|r~14 at LC_X34_Y20_N4
--operation mode is normal

B2L1 = ain $ cin $ (bin);


--C1L1 is ior2:m2|z~67 at LC_X34_Y20_N2
--operation mode is normal

C1L1 = ain & (cin # bin) # !ain & cin & (bin);


--cin is cin at PIN_179
--operation mode is input

cin = INPUT();


--bin is bin at PIN_182
--operation mode is input

bin = INPUT();


--ain is ain at PIN_180
--operation mode is input

ain = INPUT();


--rout is rout at PIN_183
--operation mode is output

rout = OUTPUT(B2L1);


--cout is cout at PIN_181
--operation mode is output

cout = OUTPUT(C1L1);