📄 zong.rpt
字号:
_LC4_B19 = LCELL( _EQ019);
_EQ019 = _LC2_B23 & _LC3_B23;
-- Node name is '|couter:u1|:19'
-- Equation name is '_LC8_A24', type is buried
_LC8_A24 = DFFE( _EQ020, GLOBAL( CLK), VCC, VCC, START);
_EQ020 = _LC8_A24
# _LC2_B19;
-- Node name is '|couter:u1|:113'
-- Equation name is '_LC2_B19', type is buried
!_LC2_B19 = _LC2_B19~NOT;
_LC2_B19~NOT = LCELL( _EQ021);
_EQ021 = _LC3_B13
# _LC4_B13;
-- Node name is '|couter:u1|~151~1'
-- Equation name is '_LC8_B23', type is buried
-- synthesized logic cell
_LC8_B23 = LCELL( _EQ022);
_EQ022 = _LC3_B23 & _LC5_B19 & _LC5_B23;
-- Node name is '|couter:u1|:151'
-- Equation name is '_LC1_B23', type is buried
_LC1_B23 = LCELL( _EQ023);
_EQ023 = _LC6_B23 & !_LC7_B23 & _LC8_B23;
-- Node name is '|couter:u1|:270'
-- Equation name is '_LC7_B13', type is buried
_LC7_B13 = LCELL( _EQ024);
_EQ024 = _LC3_B19 & _LC5_B13
# _LC1_B23 & !_LC3_B19 & !_LC5_B13
# !_LC1_B23 & _LC5_B13;
-- Node name is '|couter:u1|:276'
-- Equation name is '_LC7_B19', type is buried
_LC7_B19 = LCELL( _EQ025);
_EQ025 = _LC1_B19 & _LC8_B19
# _LC1_B19 & _LC8_B21
# !_LC1_B19 & _LC1_B23 & !_LC8_B19 & !_LC8_B21
# _LC1_B19 & !_LC1_B23;
-- Node name is '|couter:u1|:282'
-- Equation name is '_LC6_B19', type is buried
_LC6_B19 = LCELL( _EQ026);
_EQ026 = _LC8_B19 & _LC8_B21
# _LC1_B23 & !_LC8_B19 & !_LC8_B21
# !_LC1_B23 & _LC8_B19;
-- Node name is '|couter:u1|:288'
-- Equation name is '_LC6_B21', type is buried
_LC6_B21 = LCELL( _EQ027);
_EQ027 = _LC4_B21 & _LC7_B21
# _LC1_B23 & !_LC4_B21 & !_LC7_B21
# !_LC1_B23 & _LC7_B21;
-- Node name is '|couter:u1|:294'
-- Equation name is '_LC5_B21', type is buried
_LC5_B21 = LCELL( _EQ028);
_EQ028 = _LC1_B16 & _LC5_B16
# _LC2_B16 & _LC5_B16
# !_LC1_B16 & _LC1_B23 & !_LC2_B16 & !_LC5_B16
# !_LC1_B23 & _LC5_B16;
-- Node name is '|couter:u1|:300'
-- Equation name is '_LC8_B16', type is buried
_LC8_B16 = LCELL( _EQ029);
_EQ029 = _LC1_B16 & _LC2_B16
# !_LC1_B16 & _LC1_B23 & !_LC2_B16
# _LC1_B16 & !_LC1_B23;
-- Node name is '|couter:u1|:379'
-- Equation name is '_LC8_B13', type is buried
_LC8_B13 = LCELL( _EQ030);
_EQ030 = _LC3_B13 & _LC5_B13
# _LC3_B13 & _LC3_B19
# !_LC1_B23 & _LC3_B13;
-- Node name is '|JISHU:u0|LPM_ADD_SUB:88|addcore:adder|:79' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B16', type is buried
_LC3_B16 = LCELL( _EQ031);
_EQ031 = _LC4_B16 & _LC6_B16 & _LC7_B16;
-- Node name is '|JISHU:u0|LPM_ADD_SUB:88|addcore:adder|:87' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B21', type is buried
_LC1_B21 = LCELL( _EQ032);
_EQ032 = _LC2_B21 & _LC3_B16 & _LC3_B21;
-- Node name is '|JISHU:u0|:3'
-- Equation name is '_LC6_B13', type is buried
_LC6_B13 = DFFE( _EQ033, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
_EQ033 = !_LC1_B13 & _LC6_B13
# !_LC1_B21 & _LC6_B13
# !_LC2_B13 & _LC6_B13
# _LC1_B13 & _LC1_B21 & _LC2_B13 & !_LC6_B13;
-- Node name is '|JISHU:u0|:5'
-- Equation name is '_LC2_B13', type is buried
_LC2_B13 = DFFE( _EQ034, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
_EQ034 = !_LC1_B13 & _LC2_B13
# !_LC1_B21 & _LC2_B13
# _LC1_B13 & _LC1_B21 & !_LC2_B13;
-- Node name is '|JISHU:u0|:7'
-- Equation name is '_LC1_B13', type is buried
_LC1_B13 = DFFE( _EQ035, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
_EQ035 = _LC1_B13 & !_LC1_B21
# !_LC1_B13 & _LC1_B21;
-- Node name is '|JISHU:u0|:9'
-- Equation name is '_LC2_B21', type is buried
_LC2_B21 = DFFE( _EQ036, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
_EQ036 = _LC2_B21 & !_LC3_B21
# _LC2_B21 & !_LC3_B16
# !_LC2_B21 & _LC3_B16 & _LC3_B21;
-- Node name is '|JISHU:u0|:11'
-- Equation name is '_LC3_B21', type is buried
_LC3_B21 = DFFE( _EQ037, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
_EQ037 = !_LC3_B16 & _LC3_B21
# _LC3_B16 & !_LC3_B21;
-- Node name is '|JISHU:u0|:13'
-- Equation name is '_LC7_B16', type is buried
_LC7_B16 = DFFE( _EQ038, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
_EQ038 = !_LC6_B16 & _LC7_B16
# !_LC4_B16 & _LC7_B16
# _LC4_B16 & _LC6_B16 & !_LC7_B16;
-- Node name is '|JISHU:u0|:15'
-- Equation name is '_LC6_B16', type is buried
_LC6_B16 = DFFE( _EQ039, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
_EQ039 = !_LC4_B16 & _LC6_B16
# _LC4_B16 & !_LC6_B16;
-- Node name is '|JISHU:u0|:17'
-- Equation name is '_LC4_B16', type is buried
_LC4_B16 = DFFE(!_LC4_B16, GLOBAL( CP), GLOBAL( LD), VCC, VCC);
-- Node name is '|SHIXU:u2|LPM_ADD_SUB:129|addcore:adder|:51' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_A24', type is buried
_LC5_A24 = LCELL( _EQ040);
_EQ040 = _LC3_A24 & _LC4_A24;
-- Node name is '|SHIXU:u2|:12' = '|SHIXU:u2|QQ0'
-- Equation name is '_LC3_A24', type is buried
_LC3_A24 = DFFE( _EQ041, GLOBAL( CLK), VCC, VCC, !_LC2_A24);
_EQ041 = !_LC1_A24 & !_LC3_A24;
-- Node name is '|SHIXU:u2|:11' = '|SHIXU:u2|QQ1'
-- Equation name is '_LC4_A24', type is buried
_LC4_A24 = DFFE( _EQ042, GLOBAL( CLK), VCC, VCC, !_LC2_A24);
_EQ042 = !_LC1_A24 & _LC3_A24 & !_LC4_A24
# !_LC1_A24 & !_LC3_A24 & _LC4_A24;
-- Node name is '|SHIXU:u2|:10' = '|SHIXU:u2|QQ2'
-- Equation name is '_LC6_A24', type is buried
_LC6_A24 = DFFE( _EQ043, GLOBAL( CLK), VCC, VCC, !_LC2_A24);
_EQ043 = !_LC1_A24 & !_LC5_A24 & _LC6_A24
# !_LC1_A24 & _LC5_A24 & !_LC6_A24;
-- Node name is '|SHIXU:u2|:4'
-- Equation name is '_LC5_A20', type is buried
_LC5_A20 = DFFE( _EQ044, GLOBAL( CLK), !_LC2_A24, VCC, VCC);
_EQ044 = !_LC4_A20 & _LC5_A20
# _LC1_A24 & _LC2_A20 & _LC4_A20 & !_LC5_A20
# !_LC1_A24 & _LC5_A20;
-- Node name is '|SHIXU:u2|:6'
-- Equation name is '_LC4_A20', type is buried
_LC4_A20 = DFFE( _EQ045, GLOBAL( CLK), !_LC2_A24, VCC, VCC);
_EQ045 = !_LC2_A20 & _LC4_A20 & !_LC5_A20
# _LC1_A24 & _LC2_A20 & !_LC4_A20
# !_LC1_A24 & _LC4_A20;
-- Node name is '|SHIXU:u2|:8'
-- Equation name is '_LC2_A20', type is buried
_LC2_A20 = DFFE( _EQ046, GLOBAL( CLK), !_LC2_A24, VCC, VCC);
_EQ046 = !_LC1_A24 & _LC2_A20
# _LC1_A24 & !_LC2_A20;
-- Node name is '|SHIXU:u2|:36'
-- Equation name is '_LC2_A24', type is buried
!_LC2_A24 = _LC2_A24~NOT;
_LC2_A24~NOT = LCELL( _EQ047);
_EQ047 = !_LC8_A24 & START;
-- Node name is '|SHIXU:u2|:50'
-- Equation name is '_LC1_A24', type is buried
!_LC1_A24 = _LC1_A24~NOT;
_LC1_A24~NOT = LCELL( _EQ048);
_EQ048 = _LC3_A24
# _LC4_A24
# !_LC6_A24;
-- Node name is '|YIMA:u3|:62'
-- Equation name is '_LC3_A20', type is buried
_LC3_A20 = LCELL( _EQ049);
_EQ049 = !_LC2_A20 & _LC4_A20 & !_LC5_A20
# _LC2_A20 & !_LC4_A20 & !_LC5_A20;
-- Node name is '|YIMA:u3|:151'
-- Equation name is '_LC7_A20', type is buried
_LC7_A20 = LCELL( _EQ050);
_EQ050 = !_LC4_A20 & _LC5_A20;
-- Node name is '|YIMA:u3|:181'
-- Equation name is '_LC1_A20', type is buried
_LC1_A20 = LCELL( _EQ051);
_EQ051 = !_LC2_A20 & _LC4_A20 & _LC5_A20
# _LC2_A20 & _LC4_A20 & !_LC5_A20;
Project Information d:\ss\zong.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:01
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:02
Timing SNF Extractor 00:00:00
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:03
Memory Allocated
-----------------
Peak memory allocated during compilation = 51,617K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -