_primary.vhd

来自「布思基四乘法器实现,很好用,快来看,希望对大家有所帮助.」· VHDL 代码 · 共 18 行

library verilog;
use verilog.vl_types.all;
entity cyclone_asynch_io is
    generic(
        operation_mode  : string  := "input";
        bus_hold        : string  := "false";
        open_drain_output: string  := "false"
    );
    port(
        datain          : in     vl_logic;
        oe              : in     vl_logic;
        regin           : in     vl_logic;
        padio           : inout  vl_logic;
        combout         : out    vl_logic;
        regout          : out    vl_logic
    );
end cyclone_asynch_io;