📄 hour_set.rpt
字号:
71 - - A -- OUTPUT 0 1 0 0 hour10
58 - - C -- OUTPUT 0 1 0 0 hour11
48 - - - 15 OUTPUT 0 1 0 0 hour12
49 - - - 16 OUTPUT 0 1 0 0 hour13
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: d:\my_own_works\digit_clock\hour_set.rpt
hour_set
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 7 - C 14 AND2 0 2 0 1 |LPM_ADD_SUB:264|addcore:adder|:55
- 8 - C 14 AND2 0 3 0 1 |LPM_ADD_SUB:264|addcore:adder|:59
- 3 - C 17 OR2 ! 0 2 0 3 |LPM_ADD_SUB:583|addcore:adder|:55
- 4 - C 17 AND2 s 0 2 0 1 set~1
- 2 - C 22 AND2 s 0 4 0 1 set~2
- 8 - C 19 AND2 s 1 3 0 1 set~3
- 3 - C 14 DFFE + 1 2 1 2 hour0_tmp3 (:21)
- 4 - C 14 DFFE + 1 2 1 3 hour0_tmp2 (:22)
- 2 - C 14 DFFE + 1 2 1 4 hour0_tmp1 (:23)
- 5 - C 14 DFFE + 1 1 1 5 hour0_tmp0 (:24)
- 6 - C 16 DFFE + 1 1 1 1 hour1_tmp3 (:25)
- 1 - C 16 DFFE + 1 1 1 1 hour1_tmp2 (:26)
- 7 - C 19 DFFE + 1 2 1 1 hour1_tmp1 (:27)
- 4 - C 19 DFFE + 1 1 1 2 hour1_tmp0 (:28)
- 1 - C 22 DFFE + 2 1 1 3 hour0_arc3 (:29)
- 6 - C 22 DFFE + 2 1 1 4 hour0_arc2 (:30)
- 1 - C 17 DFFE + 2 1 1 3 hour0_arc1 (:31)
- 6 - C 17 DFFE + 2 1 1 3 hour0_arc0 (:32)
- 3 - C 19 DFFE + 2 1 1 1 hour1_arc3 (:33)
- 5 - C 19 DFFE + 2 1 1 1 hour1_arc2 (:34)
- 4 - C 22 DFFE + 0 3 1 1 hour1_arc1 (:35)
- 5 - C 17 DFFE + 0 3 1 1 hour1_arc0 (:36)
- 8 - C 16 AND2 ! 0 3 0 4 :156
- 6 - C 14 OR2 0 4 0 5 :180
- 1 - C 14 OR2 ! 0 4 0 3 :205
- 2 - C 16 OR2 s 0 3 0 2 ~414~1
- 4 - C 16 AND2 s 0 2 0 3 ~415~1
- 2 - C 19 OR2 0 4 0 1 :450
- 6 - C 19 AND2 ! 0 3 0 4 :475
- 3 - C 22 AND2 0 3 0 4 :499
- 8 - C 17 OR2 ! 0 4 0 4 :524
- 7 - C 17 OR2 0 3 0 1 :724
- 2 - C 17 OR2 s 0 3 0 3 ~733~1
- 5 - C 22 AND2 s 1 2 0 2 ~790~1
- 8 - C 22 OR2 0 4 0 1 :790
- 7 - C 22 OR2 0 3 0 1 :802
- 1 - C 19 AND2 s ! 2 0 0 3 ~822~1
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: d:\my_own_works\digit_clock\hour_set.rpt
hour_set
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 0/ 96( 0%) 0/ 48( 0%) 1/ 48( 2%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
B: 0/ 96( 0%) 0/ 48( 0%) 1/ 48( 2%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
C: 7/ 96( 7%) 0/ 48( 0%) 15/ 48( 31%) 0/16( 0%) 9/16( 56%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
04: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
12: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
13: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
14: 2/24( 8%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
15: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
16: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
17: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information: d:\my_own_works\digit_clock\hour_set.rpt
hour_set
** CLOCK SIGNALS **
Type Fan-out Name
INPUT 16 hour_key
Device-Specific Information: d:\my_own_works\digit_clock\hour_set.rpt
hour_set
** CLEAR SIGNALS **
Type Fan-out Name
INPUT 16 rst
Device-Specific Information: d:\my_own_works\digit_clock\hour_set.rpt
hour_set
** EQUATIONS **
alarm : INPUT;
hour_key : INPUT;
rst : INPUT;
set : INPUT;
-- Node name is ':32' = 'hour0_arc0'
-- Equation name is 'hour0_arc0', location is LC6_C17, type is buried.
hour0_arc0 = DFFE( _EQ001, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ001 = alarm & !hour0_arc0 & _LC2_C17 & !set
# hour0_arc0 & set
# !alarm & hour0_arc0;
-- Node name is ':31' = 'hour0_arc1'
-- Equation name is 'hour0_arc1', location is LC1_C17, type is buried.
hour0_arc1 = DFFE( _EQ002, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ002 = alarm & _LC7_C17 & !set
# !alarm & hour0_arc1
# hour0_arc1 & set;
-- Node name is ':30' = 'hour0_arc2'
-- Equation name is 'hour0_arc2', location is LC6_C22, type is buried.
hour0_arc2 = DFFE( _EQ003, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ003 = _LC7_C22 & !set
# !alarm & hour0_arc2
# hour0_arc2 & set;
-- Node name is ':29' = 'hour0_arc3'
-- Equation name is 'hour0_arc3', location is LC1_C22, type is buried.
hour0_arc3 = DFFE( _EQ004, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ004 = _LC8_C22 & !set
# !alarm & hour0_arc3
# hour0_arc3 & set;
-- Node name is 'hour0_a0'
-- Equation name is 'hour0_a0', type is output
hour0_a0 = hour0_arc0;
-- Node name is 'hour0_a1'
-- Equation name is 'hour0_a1', type is output
hour0_a1 = hour0_arc1;
-- Node name is 'hour0_a2'
-- Equation name is 'hour0_a2', type is output
hour0_a2 = hour0_arc2;
-- Node name is 'hour0_a3'
-- Equation name is 'hour0_a3', type is output
hour0_a3 = hour0_arc3;
-- Node name is ':24' = 'hour0_tmp0'
-- Equation name is 'hour0_tmp0', location is LC5_C14, type is buried.
hour0_tmp0 = DFFE( _EQ005, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ005 = !hour0_tmp0 & _LC2_C16 & set
# hour0_tmp0 & !set;
-- Node name is ':23' = 'hour0_tmp1'
-- Equation name is 'hour0_tmp1', location is LC2_C14, type is buried.
hour0_tmp1 = DFFE( _EQ006, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ006 = !hour0_tmp0 & hour0_tmp1 & _LC2_C16
# hour0_tmp0 & !hour0_tmp1 & _LC2_C16 & set
# hour0_tmp1 & !set;
-- Node name is ':22' = 'hour0_tmp2'
-- Equation name is 'hour0_tmp2', location is LC4_C14, type is buried.
hour0_tmp2 = DFFE( _EQ007, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ007 = hour0_tmp2 & _LC4_C16 & !_LC7_C14
# !hour0_tmp2 & _LC4_C16 & _LC7_C14 & set
# hour0_tmp2 & !set;
-- Node name is ':21' = 'hour0_tmp3'
-- Equation name is 'hour0_tmp3', location is LC3_C14, type is buried.
hour0_tmp3 = DFFE( _EQ008, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ008 = hour0_tmp3 & _LC4_C16 & !_LC8_C14
# !hour0_tmp3 & _LC4_C16 & _LC8_C14 & set
# hour0_tmp3 & !set;
-- Node name is 'hour00'
-- Equation name is 'hour00', type is output
hour00 = hour0_tmp0;
-- Node name is ':36' = 'hour1_arc0'
-- Equation name is 'hour1_arc0', location is LC5_C17, type is buried.
hour1_arc0 = DFFE( _EQ009, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ009 = hour1_arc0 & _LC2_C17
# hour1_arc0 & _LC1_C19
# !hour1_arc0 & !_LC1_C19 & _LC4_C17;
-- Node name is ':35' = 'hour1_arc1'
-- Equation name is 'hour1_arc1', location is LC4_C22, type is buried.
hour1_arc1 = DFFE( _EQ010, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ010 = hour1_arc1 & _LC3_C22
# hour1_arc1 & _LC1_C19
# _LC2_C22;
-- Node name is ':34' = 'hour1_arc2'
-- Equation name is 'hour1_arc2', location is LC5_C19, type is buried.
hour1_arc2 = DFFE( _EQ011, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ011 = hour1_arc2 & set
# !alarm & hour1_arc2
# hour1_arc2 & _LC3_C22;
-- Node name is ':33' = 'hour1_arc3'
-- Equation name is 'hour1_arc3', location is LC3_C19, type is buried.
hour1_arc3 = DFFE( _EQ012, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ012 = hour1_arc3 & set
# !alarm & hour1_arc3
# hour1_arc3 & _LC3_C22;
-- Node name is 'hour1_a0'
-- Equation name is 'hour1_a0', type is output
hour1_a0 = hour1_arc0;
-- Node name is 'hour1_a1'
-- Equation name is 'hour1_a1', type is output
hour1_a1 = hour1_arc1;
-- Node name is 'hour1_a2'
-- Equation name is 'hour1_a2', type is output
hour1_a2 = hour1_arc2;
-- Node name is 'hour1_a3'
-- Equation name is 'hour1_a3', type is output
hour1_a3 = hour1_arc3;
-- Node name is ':28' = 'hour1_tmp0'
-- Equation name is 'hour1_tmp0', location is LC4_C19, type is buried.
hour1_tmp0 = DFFE( _EQ013, GLOBAL( hour_key), GLOBAL(!rst), VCC, VCC);
_EQ013 = _LC2_C19 & set
# hour1_tmp0 & !set;
-- Node name is ':27' = 'hour1_tmp1'
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -