hdpdeps.ref

FPGA-CPLD_DesignTool(example5-6),需要的朋友可以下载

V1 3
FL H:/My_Designs/book/prescale_counter_vhd/prescale_counter.vhd 2002/12/28.14:10:48
EN work/PRESCALE_COUNTER \
      FL H:/My_Designs/book/prescale_counter_vhd/prescale_counter.vhd \
      PB ieee/STD_LOGIC_1164 PB ieee/STD_LOGIC_ARITH PB ieee/STD_LOGIC_UNSIGNED
AR work/PRESCALE_COUNTER/BEHAVIORAL \
      FL H:/My_Designs/book/prescale_counter_vhd/prescale_counter.vhd \
      EN work/PRESCALE_COUNTER