iq_pn_gen.pcf

FPGA-CPLD_DesignTool,事例程序3-4陆续上传请需要的朋友下载

SCHEMATIC START ;
// created by map version E.35 on Sun Dec 01 19:59:06 2002 
SCHEMATIC END ;