📄 can_testbench.ndo
字号:
## NOTE: Do not edit this file.
## Auto generated by Project Navigator for VHDL Post-Translate Simulation
##
vlib work
## Compile Post-Translate Model for Module can_top
vcom -87 -explicit can_top_translate.vhd
vlog can_testbench.v
vsim -t 1ps -lib work can_testbench
do can_testbench.udo
view wave
add wave *
view structure
view signals
run 1000ns
## End
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -