receive._prj

来自「结合XILINXCPLD所做的模拟RS232通信verilog源程序」· _PRJ 代码 · 共 5 行

_PRJ
5
字号
insert  `timescale 1ns/1ns
include 
include receive.v
include d:/Xilinx_WebPACK/verilog/src/iSE/unisim_comp.v

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?