singt.map.rpt

Quartus环境下的正选信号发生器的实验源码

Analysis & Synthesis report for singt
Tue Nov 28 16:08:23 2006
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for data_rom:u1|altsyncram:altsyncram_component|altsyncram_dcv:auto_generated|altsyncram_71b2:altsyncram1
 12. Source assignments for sld_signaltap:sinout
 13. Source assignments for sld_signaltap:sinout|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pjb2:auto_generated
 14. Parameter Settings for User Entity Instance: data_rom:u1|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: data_rom:u1|altsyncram:altsyncram_component|altsyncram_dcv:auto_generated|sld_mod_ram_rom:mgl_prim2
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:sinout
 17. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 18. SignalTap II Logic Analyzer Settings
 19. In-System Memory Content Editor Settings
 20. Analysis & Synthesis Equations
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Nov 28 16:08:23 2006    ;
; Quartus II Version          ; 5.1 Build 176 10/26/2005 SJ Full Version ;
; Revision Name               ; singt                                    ;
; Top-level Entity Name       ; SINGT                                    ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; 490                                      ;
; Total pins                  ; 14                                       ;
; Total virtual pins          ; 0                                        ;
; Total memory bits           ; 14,848                                   ;
; Total PLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+--------------------------------------------------------------------+--------------------+--------------------+