vga_enh_top.stx

很好的几个FPGA工程设计实例，Verilog编写

Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.26 s | Elapsed : 0.00 / 0.00 s
 
--> WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "vga_wb_slave.v"
Compiling include file "vga_defines.v"
Module <vga_wb_slave> compiled
Compiling source file "vga_fifo.v"
Module <vga_fifo> compiled
Compiling source file "vga_wb_master.v"
Module <vga_wb_master> compiled
Compiling source file "generic_spram.v"
Compiling include file "timescale.v"
WARNING:HDLCompilers:38 - generic_spram.v line 6 Macro 'VENDOR_FPGA' redefined
Compiling source file "vga_csm_pb.v"
Module <generic_spram> compiled
Module <vga_csm_pb> compiled
Compiling source file "vga_clkgen.v"
Compiling include file "vga_defines.v"
WARNING:HDLCompilers:38 - vga_defines.v line 72 Macro 'VENDOR_FPGA' redefined
WARNING:HDLCompilers:38 - vga_defines.v line 77 Macro 'VGA_12BIT_DVI' redefined
Module <vga_clkgen> compiled
Compiling source file "vga_tgen.v"
Module <vga_tgen> compiled
Compiling source file "vga_colproc.v"
Compiling source file "vga_pgen.v"
Compiling include file "vga_defines.v"
WARNING:HDLCompilers:38 - vga_defines.v line 72 Macro 'VENDOR_FPGA' redefined
WARNING:HDLCompilers:38 - vga_defines.v line 77 Macro 'VGA_12BIT_DVI' redefined
Module <vga_colproc> compiled
Module <vga_pgen> compiled
Compiling source file "generic_dpram.v"
WARNING:HDLCompilers:38 - generic_dpram.v line 6 Macro 'VENDOR_FPGA' redefined
Compiling source file "vga_fifo_dc.v"
Module <generic_dpram> compiled
Module <vga_fifo_dc> compiled
Compiling source file "vga_enh_top.v"
Compiling include file "vga_defines.v"
WARNING:HDLCompilers:38 - vga_defines.v line 72 Macro 'VENDOR_FPGA' redefined
WARNING:HDLCompilers:38 - vga_defines.v line 77 Macro 'VGA_12BIT_DVI' redefined
Module <vga_enh_top> compiled
No errors in compilation
Analysis of file <vga_enh_top.prj> succeeded.
 
CPU : 0.61 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> 

Total memory usage is 47664 kilobytes