led_s.ucf

一套基于XILIX,SPATAN2,XC2S200 芯片实验板上的,10个典型VRILOGHDL的FPGA实验

net rst loc = p57;	#1khz
net clk_in loc = p80;
net synclk loc = p205;
net data loc = p203;