freedev_cycloneii_50_log.txt

verilog代码读写SDRAM 不带仿真

Altera SOPC Builder Version 5.00 Build 148
Copyright (c) 1999-2005 Altera Corporation.  All rights reserved.


# 2006.08.11 17:33:39 (*) mk_custom_sdk starting
# 2006.08.11 17:33:39 (*) Reading project J:/board/freedev_cycloneII_50/system/freedev_cycloneII_50.ptf.

# 2006.08.11 17:33:40 (*) Finding all CPUs
# 2006.08.11 17:33:40 (*) Finding all available components

# 2006.08.11 17:33:40 (*) Found 46 components

# 2006.08.11 17:33:41 (*) Finding all peripherals

# 2006.08.11 17:33:41 (*) Finding software components

# 2006.08.11 17:33:42 (*) (Legacy SDK Generation Skipped)
# 2006.08.11 17:33:42 (*) (All TCL Script Generation Skipped)
# 2006.08.11 17:33:42 (*) (No Libraries Built)
# 2006.08.11 17:33:42 (*) (Contents Generation Skipped)
# 2006.08.11 17:33:42 (*) mk_custom_sdk finishing

# 2006.08.11 17:33:42 (*) Starting generation for system: freedev_cycloneII_50.

.
...
.
.
.
.
.

# 2006.08.11 17:33:44 (*) Running Generator Program for cpu_0

# 2006.08.11 17:33:46 (*)   Checking for plaintext license.
# 2006.08.11 17:33:46 (*)   Plaintext license not found.
# 2006.08.11 17:33:46 (*)   Checking for encrypted license (non-evaluation).
# 2006.08.11 17:33:46 (*)   Encrypted license found.  SOF will not be time-limited.
# 2006.08.11 17:33:49 (*)   Creating encrypted HDL

# 2006.08.11 17:33:50 (*) Running Generator Program for firmware_ROM

# 2006.08.11 17:33:51 (*) Running Generator Program for data_RAM

# 2006.08.11 17:33:52 (*) Running Generator Program for payload_buffer

# 2006.08.11 17:33:53 (*) Running Generator Program for jtag_uart_0

# 2006.08.11 17:33:55 (*) Running Generator Program for sysid

# 2006.08.11 17:33:56 (*) Running Generator Program for asmi

# 2006.08.11 17:33:57 (*) Running Generator Program for Board_System

# 2006.08.11 17:33:58 (*) Now generating custom board component and flash programmer design.
# 2006.08.11 17:33:58 (*) After generation is complete, you must do the following next steps:
# 2006.08.11 17:33:58 (*)  1.) Update the system symbol in QuartusII
# 2006.08.11 17:33:58 (*)  2.) Add flash pins to the .bdf schematic file and connect them to the flash
# 2006.08.11 17:33:58 (*)       ports on the updated symbol.
# 2006.08.11 17:33:58 (*)  3.) Add pins to the .bdf schematic file to dissable any other external devices

# 2006.08.11 17:33:58 (*)       that are on the same tri-state bus as flash.
# 2006.08.11 17:33:58 (*)   4.) Assign the schematic pins you added to the associated device pins that
# 2006.08.11 17:33:58 (*)       connect to the external devices
# 2006.08.11 17:33:58 (*)  5.) Compile the design in QuartusII.
# 2006.08.11 17:33:58 (*) It is important that you consult the document "NiosII Flash Programmer User Guide",
# 2006.08.11 17:33:58 (*)  available at www.altera.com, before attempting to port the NiosII Flash Programmer

# 2006.08.11 17:33:58 (*)  to custom boards.


# 2006.08.11 17:33:58 (*) Running Generator Program for cfi_flash_0


# 2006.08.11 17:33:58 (*) Making arbitration and system (top) modules.

# 2006.08.11 17:34:05 (*) Generating Quartus symbol for top level: freedev_cycloneII_50

# 2006.08.11 17:34:05 (*) Generating Symbol J:/board/freedev_cycloneII_50/system/freedev_cycloneII_50.bsf

# 2006.08.11 17:34:05 (*) Creating command-line system-generation script: J:/board/freedev_cycloneII_50/system/freedev_cycloneII_50_generation_script

# 2006.08.11 17:34:05 (*) Running setup for HDL simulator: modelsim


# 2006.08.11 17:34:05 (*) Setting up Quartus with freedev_cycloneII_50_setup_quartus.tcl
c:/altera/quartus50/bin/quartus_sh -t freedev_cycloneII_50_setup_quartus.tcl


Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Copyright (C) 1991-2005 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic       
    Info: functions, and any output files any of the foregoing           
    Info: (including device programming or simulation files), and any    

    Info: associated documentation or information are expressly subject  
    Info: to the terms and conditions of the Altera Program License      
    Info: Subscription Agreement, Altera MegaCore Function License       
    Info: Agreement, or other applicable license agreement, including,   
    Info: without limitation, that your use is for the sole purpose of   
    Info: programming logic devices manufactured by Altera and sold by   
    Info: Altera or its authorized distributors.  Please refer to the    

    Info: applicable agreement for further details.
    Info: Processing started: Fri Aug 11 17:34:06 2006
Info: Command: quartus_sh -t freedev_cycloneII_50_setup_quartus.tcl

Info: Evaluation of Tcl script freedev_cycloneII_50_setup_quartus.tcl was successful

# 2006.08.11 17:34:06 (*) Completed generation for system: freedev_cycloneII_50.
# 2006.08.11 17:34:06 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : J:/board/freedev_cycloneII_50/system/freedev_cycloneII_50.ptf 
  System HDL Model : J:/board/freedev_cycloneII_50/system/freedev_cycloneII_50.v 
  System Generation Script : J:/board/freedev_cycloneII_50/system/freedev_cycloneII_50_generation_script 

# 2006.08.11 17:34:06 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.