⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 top.fit.qmsg

📁 这是使用VHDL编写的交通灯程序,供大家交流学习
💻 QMSG
📖 第 1 页 / 共 2 页
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 16 14:44:40 2006 " "Info: Processing started: Wed Aug 16 14:44:40 2006" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"top\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "24 24 " "Info: No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time1\[0\] " "Info: Pin time1\[0\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time1\[0\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time1[0] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time1[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time1\[1\] " "Info: Pin time1\[1\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time1\[1\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time1[1] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time1[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time1\[2\] " "Info: Pin time1\[2\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time1\[2\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time1[2] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time1[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time1\[3\] " "Info: Pin time1\[3\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time1\[3\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time1[3] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time1[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time2\[0\] " "Info: Pin time2\[0\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time2\[0\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time2[0] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time2[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time2\[1\] " "Info: Pin time2\[1\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time2\[1\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time2[1] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time2[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time2\[2\] " "Info: Pin time2\[2\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time2\[2\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time2[2] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time2[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time2\[3\] " "Info: Pin time2\[3\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time2\[3\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time2[3] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time2[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time3\[0\] " "Info: Pin time3\[0\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time3\[0\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time3[0] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time3[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time3\[1\] " "Info: Pin time3\[1\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time3\[1\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time3[1] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time3[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time3\[2\] " "Info: Pin time3\[2\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time3\[2\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time3[2] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time3[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time3\[3\] " "Info: Pin time3\[3\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time3\[3\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time3[3] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time3[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time4\[0\] " "Info: Pin time4\[0\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time4\[0\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time4[0] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time4[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time4\[1\] " "Info: Pin time4\[1\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time4\[1\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time4[1] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time4[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time4\[2\] " "Info: Pin time4\[2\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time4\[2\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time4[2] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time4[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "time4\[3\] " "Info: Pin time4\[3\] not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "time4\[3\]" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { time4[3] } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { time4[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "redA " "Info: Pin redA not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "redA" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { redA } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { redA } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "greenA " "Info: Pin greenA not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "greenA" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { greenA } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { greenA } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "yellowA " "Info: Pin yellowA not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "yellowA" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { yellowA } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { yellowA } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "redB " "Info: Pin redB not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "redB" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { redB } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { redB } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "greenB " "Info: Pin greenB not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "greenB" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { greenB } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { greenB } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "yellowB " "Info: Pin yellowB not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "yellowB" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { yellowB } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { yellowB } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { clk } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { clk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "E:/traffic_controller/db/top_cmp.qrpt" "" { Report "E:/traffic_controller/db/top_cmp.qrpt" Compiler "top" "UNKNOWN" "V1" "E:/traffic_controller/db/top.quartus_db" { Floorplan "E:/traffic_controller/" "" "" { reset } "NODE_NAME" } "" } } { "E:/traffic_controller/top.fld" "" { Floorplan "E:/traffic_controller/top.fld" "" "" { reset } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources." {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 6 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock in PIN 28 " "Info: Automatically promoted signal \"reset\" to use Global clock in PIN 28" {  } { { "controller.vhd" "" { Text "E:/traffic_controller/controller.vhd" 6 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -