top.map.eqn

这是使用VHDL编写的交通灯程序,供大家交流学习

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L64Q is tim1~11
--operation mode is normal

A1L64Q_lut_out = A1L02 & (!A1L64Q);
A1L64Q = DFFEAS(A1L64Q_lut_out, clk, VCC, , A1L23, , , , );


--A1L74Q is tim1~15
--operation mode is normal

A1L74Q_lut_out = A1L02 & (A1L53 $ (!A1L64Q & A1L23));
A1L74Q = DFFEAS(A1L74Q_lut_out, clk, VCC, , , , , , );


--A1L54Q is tim1~10
--operation mode is normal

A1L54Q_lut_out = A1L53 $ (!A1L64Q & A1L23);
A1L54Q = DFFEAS(A1L54Q_lut_out, clk, VCC, , , , , , );


--pre_state1.s1 is pre_state1.s1
--operation mode is normal

pre_state1.s1_lut_out = pre_state1.s1 & (next_state1_49 # next_state1_20 & !pre_state1.s0) # !pre_state1.s1 & (next_state1_20 & !pre_state1.s0);
pre_state1.s1 = DFFEAS(pre_state1.s1_lut_out, clk, !reset, , , , , , );


--A1L53 is Select~284
--operation mode is normal

A1L53 = pre_state1.s1 & A1L74Q # !pre_state1.s1 & (A1L54Q);


--A1L44Q is tim1~9
--operation mode is normal

A1L44Q_lut_out = A1L44Q & (!A1L12) # !A1L44Q & A1L12 & (A1L34Q # !A1L23);
A1L44Q = DFFEAS(A1L44Q_lut_out, clk, VCC, , A1L23, , , , );


--A1L34Q is tim1~0
--operation mode is normal

A1L34Q_lut_out = A1L34Q & (A1L44Q # !A1L12) # !A1L34Q & !A1L44Q & !A1L23 & A1L12;
A1L34Q = DFFEAS(A1L34Q_lut_out, clk, VCC, , A1L23, , , , );


--tim2[0] is tim2[0]
--operation mode is normal

tim2[0]_lut_out = !A1L63;
tim2[0] = DFFEAS(tim2[0]_lut_out, clk, VCC, , , , , , );


--A1L55Q is tim2~11
--operation mode is normal

A1L55Q_lut_out = A1L02 & (pre_state1.s2 & !tim2[0] # !pre_state1.s2 & (!A1L55Q));
A1L55Q = DFFEAS(A1L55Q_lut_out, clk, VCC, , , , , , );


--pre_state1.s2 is pre_state1.s2
--operation mode is normal

pre_state1.s2_lut_out = pre_state1.s1 & (next_state1_51 # pre_state1.s2 & next_state1.s2) # !pre_state1.s1 & pre_state1.s2 & next_state1.s2;
pre_state1.s2 = DFFEAS(pre_state1.s2_lut_out, clk, !reset, , , , , , );


--A1L63 is Select~285
--operation mode is normal

A1L63 = pre_state1.s2 & tim2[0] # !pre_state1.s2 & (A1L55Q);


--A1L45Q is tim2~10
--operation mode is normal

A1L45Q_lut_out = A1L63 & A1L45Q # !A1L63 & !A1L45Q & (A1L73 # A1L83);
A1L45Q = DFFEAS(A1L45Q_lut_out, clk, VCC, , , , , , );


--tim2[2] is tim2[2]
--operation mode is normal

tim2[2]_lut_out = A1L65;
tim2[2] = DFFEAS(tim2[2]_lut_out, clk, VCC, , , , , , );


--A1L35Q is tim2~9
--operation mode is normal

A1L35Q_lut_out = A1L65 # !A1L02;
A1L35Q = DFFEAS(A1L35Q_lut_out, clk, VCC, , , , , , );


--A1L73 is Select~286
--operation mode is normal

A1L73 = pre_state1.s2 & tim2[2] # !pre_state1.s2 & (A1L35Q);


--tim2[3] is tim2[3]
--operation mode is normal

tim2[3]_lut_out = !A1L1;
tim2[3] = DFFEAS(tim2[3]_lut_out, clk, VCC, , , , , , );


--A1L25Q is tim2~8
--operation mode is normal

A1L25Q_lut_out = A1L02 & (!A1L1);
A1L25Q = DFFEAS(A1L25Q_lut_out, clk, VCC, , , , , , );


--A1L83 is Select~287
--operation mode is normal

A1L83 = pre_state1.s2 & tim2[3] # !pre_state1.s2 & (A1L25Q);


--A1L26Q is tim3~11
--operation mode is normal

A1L26Q_lut_out = A1L22 & (!A1L26Q);
A1L26Q = DFFEAS(A1L26Q_lut_out, clk, VCC, , A1L33, , , , );


--tim3[1] is tim3[1]
--operation mode is normal

tim3[1]_lut_out = A1L22 & (A1L93 $ (!A1L26Q & A1L33));
tim3[1] = DFFEAS(tim3[1]_lut_out, clk, VCC, , , , , , );


--A1L16Q is tim3~10
--operation mode is normal

A1L16Q_lut_out = A1L93 $ (!A1L26Q & A1L33);
A1L16Q = DFFEAS(A1L16Q_lut_out, clk, VCC, , , , , , );


--pre_state2.s2 is pre_state2.s2
--operation mode is normal

pre_state2.s2_lut_out = pre_state2.s2 & (next_state2.s2 # pre_state2.s1 & next_state2_97) # !pre_state2.s2 & pre_state2.s1 & next_state2_97;
pre_state2.s2 = DFFEAS(pre_state2.s2_lut_out, clk, !reset, , , , , , );


--A1L93 is Select~288
--operation mode is normal

A1L93 = pre_state2.s2 & tim3[1] # !pre_state2.s2 & (A1L16Q);


--A1L06Q is tim3~9
--operation mode is normal

A1L06Q_lut_out = A1L06Q & (!A1L32) # !A1L06Q & A1L32 & (A1L95Q # !A1L33);
A1L06Q = DFFEAS(A1L06Q_lut_out, clk, VCC, , A1L33, , , , );


--A1L95Q is tim3~0
--operation mode is normal

A1L95Q_lut_out = A1L95Q & (A1L06Q # !A1L32) # !A1L95Q & !A1L06Q & !A1L33 & A1L32;
A1L95Q = DFFEAS(A1L95Q_lut_out, clk, VCC, , A1L33, , , , );


--A1L96Q is tim4~18
--operation mode is normal

A1L96Q_lut_out = A1L22 & (pre_state2.s0 & !A1L96Q # !pre_state2.s0 & (!A1L66Q));
A1L96Q = DFFEAS(A1L96Q_lut_out, clk, VCC, , , , , , );


--A1L66Q is tim4~11
--operation mode is normal

A1L66Q_lut_out = !A1L04;
A1L66Q = DFFEAS(A1L66Q_lut_out, clk, VCC, , , , , , );


--pre_state2.s0 is pre_state2.s0
--operation mode is normal

pre_state2.s0_lut_out = pre_state2.s2 & (next_state2.s0) # !pre_state2.s2 & next_state2_92;
pre_state2.s0 = DFFEAS(pre_state2.s0_lut_out, clk, !reset, , , next_state2_69, , , !pre_state2.s0);


--A1L04 is Select~289
--operation mode is normal

A1L04 = pre_state2.s0 & A1L96Q # !pre_state2.s0 & (A1L66Q);


--A1L56Q is tim4~10
--operation mode is normal

A1L56Q_lut_out = A1L04 & A1L56Q # !A1L04 & !A1L56Q & (A1L14 # A1L24);
A1L56Q = DFFEAS(A1L56Q_lut_out, clk, VCC, , , , , , );


--A1L86Q is tim4~16
--operation mode is normal

A1L86Q_lut_out = A1L07 # !A1L22;
A1L86Q = DFFEAS(A1L86Q_lut_out, clk, VCC, , , , , , );


--A1L46Q is tim4~9
--operation mode is normal

A1L46Q_lut_out = A1L07;
A1L46Q = DFFEAS(A1L46Q_lut_out, clk, VCC, , , , , , );


--A1L14 is Select~290
--operation mode is normal

A1L14 = pre_state2.s0 & A1L86Q # !pre_state2.s0 & (A1L46Q);


--A1L76Q is tim4~15
--operation mode is normal

A1L76Q_lut_out = A1L22 & (!A1L2);
A1L76Q = DFFEAS(A1L76Q_lut_out, clk, VCC, , , , , , );


--A1L36Q is tim4~8
--operation mode is normal

A1L36Q_lut_out = !A1L2;
A1L36Q = DFFEAS(A1L36Q_lut_out, clk, VCC, , , , , , );


--A1L24 is Select~291
--operation mode is normal

A1L24 = pre_state2.s0 & A1L76Q # !pre_state2.s0 & (A1L36Q);


--pre_state1.s0 is pre_state1.s0
--operation mode is normal

pre_state1.s0_lut_out = pre_state1.s1 & (next_state1_138) # !pre_state1.s1 & next_state1_17;
pre_state1.s0 = DFFEAS(pre_state1.s0_lut_out, clk, !reset, , , next_state1.s0, , , pre_state1.s2);


--pre_state2.s1 is pre_state2.s1
--operation mode is normal

pre_state2.s1_lut_out = pre_state2.s1 & (next_state2_95 # next_state2_72 & !pre_state2.s0) # !pre_state2.s1 & (next_state2_72 & !pre_state2.s0);
pre_state2.s1 = DFFEAS(pre_state2.s1_lut_out, clk, !reset, , , , , , );


--A1L23 is reduce_nor~1
--operation mode is normal

A1L23 = !A1L63 & !A1L45Q & !A1L73 & !A1L83;


--A1L12 is p1~68
--operation mode is normal

A1L12 = !A1L64Q & (pre_state1.s1 & (!A1L74Q) # !pre_state1.s1 & !A1L54Q);


--A1L02 is p1~0
--operation mode is normal

A1L02 = A1L44Q # A1L34Q # !A1L12 # !A1L23;


--next_state1_49 is next_state1_49
--operation mode is normal

next_state1_49_lut_out = A1L02 & (next_state1_49 # next_state1_51 # !next_state1_138);
next_state1_49 = DFFEAS(next_state1_49_lut_out, clk, VCC, , , , , , );


--next_state1_20 is next_state1_20
--operation mode is normal

next_state1_20_lut_out = !A1L02 & (next_state1_20 # !next_state1_17);
next_state1_20 = DFFEAS(next_state1_20_lut_out, clk, VCC, , , , , , );


--next_state1.s2 is next_state1.s2
--operation mode is normal

next_state1.s2_lut_out = A1L02 & (next_state1.s2 # !next_state1.s0);
next_state1.s2 = DFFEAS(next_state1.s2_lut_out, clk, VCC, , , , , , );


--next_state1_51 is next_state1_51
--operation mode is normal

next_state1_51_lut_out = !A1L02 & (next_state1_49 # next_state1_51 # !next_state1_138);
next_state1_51 = DFFEAS(next_state1_51_lut_out, clk, VCC, , , , , , );


--A1L65 is tim2~360
--operation mode is normal

A1L65 = A1L73 & (A1L63 # A1L45Q) # !A1L73 & !A1L63 & !A1L45Q & A1L83;


--A1L1 is add~790
--operation mode is normal

A1L1 = A1L83 $ (A1L63 # A1L45Q # A1L73);


--A1L33 is reduce_nor~3
--operation mode is normal

A1L33 = !A1L04 & !A1L56Q & !A1L14 & !A1L24;


--A1L32 is p2~68
--operation mode is normal

A1L32 = !A1L26Q & (pre_state2.s2 & (!tim3[1]) # !pre_state2.s2 & !A1L16Q);


--A1L22 is p2~0
--operation mode is normal

A1L22 = A1L06Q # A1L95Q # !A1L32 # !A1L33;


--next_state2_97 is next_state2_97
--operation mode is normal

next_state2_97_lut_out = !A1L22 & (next_state2_97 # next_state2_95 # !next_state2_92);
next_state2_97 = DFFEAS(next_state2_97_lut_out, clk, VCC, , , , , , );


--next_state2.s2 is next_state2.s2
--operation mode is normal

next_state2.s2_lut_out = A1L22 & (next_state2.s2 # !next_state2.s0);
next_state2.s2 = DFFEAS(next_state2.s2_lut_out, clk, VCC, , , , , , );


--next_state2_92 is next_state2_92
--operation mode is normal

next_state2_92_lut_out = next_state2_97 # next_state2_95 # !next_state2_92;
next_state2_92 = DFFEAS(next_state2_92_lut_out, clk, VCC, , , , , , );


--next_state2.s0 is next_state2.s0
--operation mode is normal

next_state2.s0_lut_out = A1L22 # !next_state2.s2 & next_state2.s0;
next_state2.s0 = DFFEAS(next_state2.s0_lut_out, clk, VCC, , , , , , );


--next_state2_69 is next_state2_69
--operation mode is normal

next_state2_69_lut_out = !next_state2_72 & (next_state2_69) # !A1L22;
next_state2_69 = DFFEAS(next_state2_69_lut_out, clk, VCC, , , , , , );


--A1L07 is tim4~360
--operation mode is normal

A1L07 = A1L14 & (A1L04 # A1L56Q) # !A1L14 & !A1L04 & !A1L56Q & A1L24;


--A1L2 is add~791
--operation mode is normal

A1L2 = A1L24 $ (A1L04 # A1L56Q # A1L14);


--next_state1_17 is next_state1_17
--operation mode is normal

next_state1_17_lut_out = !next_state1_20 & (next_state1_17) # !A1L02;
next_state1_17 = DFFEAS(next_state1_17_lut_out, clk, VCC, , , , , , );


--next_state1_138 is next_state1_138
--operation mode is normal

next_state1_138_lut_out = next_state1_49 # next_state1_51 # !next_state1_138;
next_state1_138 = DFFEAS(next_state1_138_lut_out, clk, VCC, , , , , , );


--next_state1.s0 is next_state1.s0
--operation mode is normal

next_state1.s0_lut_out = A1L02 # !next_state1.s2 & next_state1.s0;
next_state1.s0 = DFFEAS(next_state1.s0_lut_out, clk, VCC, , , , , , );


--next_state2_95 is next_state2_95
--operation mode is normal

next_state2_95_lut_out = A1L22 & (next_state2_97 # next_state2_95 # !next_state2_92);
next_state2_95 = DFFEAS(next_state2_95_lut_out, clk, VCC, , , , , , );


--next_state2_72 is next_state2_72
--operation mode is normal

next_state2_72_lut_out = !A1L22 & (next_state2_72 # !next_state2_69);
next_state2_72 = DFFEAS(next_state2_72_lut_out, clk, VCC, , , , , , );


--clk is clk
--operation mode is input

clk = INPUT();


--reset is reset
--operation mode is input

reset = INPUT();


--time1[0] is time1[0]
--operation mode is output

time1[0] = OUTPUT(A1L64Q);


--time1[1] is time1[1]
--operation mode is output

time1[1] = OUTPUT(A1L53);


--time1[2] is time1[2]
--operation mode is output

time1[2] = OUTPUT(A1L44Q);


--time1[3] is time1[3]
--operation mode is output

time1[3] = OUTPUT(A1L34Q);


--time2[0] is time2[0]
--operation mode is output

time2[0] = OUTPUT(A1L63);


--time2[1] is time2[1]
--operation mode is output

time2[1] = OUTPUT(A1L45Q);


--time2[2] is time2[2]
--operation mode is output

time2[2] = OUTPUT(A1L73);


--time2[3] is time2[3]
--operation mode is output

time2[3] = OUTPUT(A1L83);


--time3[0] is time3[0]
--operation mode is output

time3[0] = OUTPUT(A1L26Q);


--time3[1] is time3[1]
--operation mode is output

time3[1] = OUTPUT(A1L93);


--time3[2] is time3[2]
--operation mode is output

time3[2] = OUTPUT(A1L06Q);


--time3[3] is time3[3]
--operation mode is output

time3[3] = OUTPUT(A1L95Q);


--time4[0] is time4[0]
--operation mode is output

time4[0] = OUTPUT(A1L04);


--time4[1] is time4[1]
--operation mode is output

time4[1] = OUTPUT(A1L56Q);


--time4[2] is time4[2]
--operation mode is output

time4[2] = OUTPUT(A1L14);


--time4[3] is time4[3]
--operation mode is output

time4[3] = OUTPUT(A1L24);


--redA is redA
--operation mode is output

redA = OUTPUT(!pre_state1.s0);


--greenA is greenA
--operation mode is output

greenA = OUTPUT(pre_state1.s1);


--yellowA is yellowA
--operation mode is output

yellowA = OUTPUT(pre_state1.s2);


--redB is redB
--operation mode is output

redB = OUTPUT(pre_state2.s1);


--greenB is greenB
--operation mode is output

greenB = OUTPUT(pre_state2.s2);


--yellowB is yellowB
--operation mode is output

yellowB = OUTPUT(!pre_state2.s0);