clk_div3.syr

vhdl语言写的基数分频器

Release 6.3i - xst G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.31 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.31 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: clk_div3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : clk_div3.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : clk_div3
Output Format                      : NGC
Target Device                      : xc2s150-6-fg456

---- Source Options
Top Module Name                    : clk_div3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : clk_div3.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO
tristate2logic                     : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/clk_div3/clk_div3.vhd in Library work.
Entity <clk_div3> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <clk_div3> (Architecture <behavioral>).
Entity <clk_div3> analyzed. Unit <clk_div3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clk_div3>.
    Related source file is F:/clk_div3/clk_div3.vhd.
    Found 2-bit down counter for signal <counter1>.
    Found 2-bit down counter for signal <counter2>.
    Found 1-bit register for signal <out1_temp>.
    Found 1-bit register for signal <out2_temp>.
    Found 2 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clk_div3> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                         : 2
 2-bit down counter                : 2
# Registers                        : 2
 1-bit register                    : 2
# Multiplexers                     : 2
 1-bit 2-to-1 multiplexer          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <clk_div3> ...
Loading device for application Xst from file 'v150.nph' in environment C:/Program Files/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clk_div3, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clk_div3.ngr
Top Level Output File Name         : clk_div3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 2

Macro Statistics :
# Registers                        : 6
#      1-bit register              : 6
# Multiplexers                     : 2
#      2-to-1 multiplexer          : 2

Cell Usage :
# BELS                             : 9
#      LUT1_L                      : 2
#      LUT2                        : 1
#      LUT2_D                      : 2
#      LUT2_L                      : 4
# FlipFlops/Latches                : 6
#      FD                          : 1
#      FD_1                        : 1
#      FDR                         : 1
#      FDR_1                       : 1
#      FDS                         : 1
#      FDS_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150fg456-6 

 Number of Slices:                       5  out of   1728     0%  
 Number of Slice Flip Flops:             6  out of   3456     0%  
 Number of 4 input LUTs:                 9  out of   3456     0%  
 Number of bonded IOBs:                  1  out of    264     0%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.843ns (Maximum Frequency: 206.484MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.543ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               4.843ns (Levels of Logic = 1)
  Source:            counter1_0 (FF)
  Destination:       counter1_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter1_0 to counter1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   1.085   1.440  counter1_0 (counter1_0)
     LUT2_D:I0->O          1   0.549   1.035  counter1_1_N721 (counter1_0_1_N72)
     FDS:S                     0.734          counter1_1
    ----------------------------------------
    Total                      4.843ns (2.368ns logic, 2.475ns route)
                                       (48.9% logic, 51.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              8.543ns (Levels of Logic = 2)
  Source:            out1_temp (FF)
  Destination:       output (PAD)
  Source Clock:      clk rising

  Data Path: out1_temp to output
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   1.085   1.206  out1_temp (out1_temp)
     LUT2:I0->O            1   0.549   1.035  output1 (output_OBUF)
     OBUF:I->O                 4.668          output_OBUF (output)
    ----------------------------------------
    Total                      8.543ns (6.302ns logic, 2.241ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
CPU : 4.84 / 7.00 s | Elapsed : 5.00 / 7.00 s
 
--> 

Total memory usage is 58628 kilobytes