📄 ddr_6to1_16chan_rt_rx_map.mrp
字号:
| TAP_12<1> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_12<2> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_12<3> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_12<4> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_12<5> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_13<0> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_13<1> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_13<2> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_13<3> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_13<4> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_13<5> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_14<0> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_14<1> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_14<2> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_14<3> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_14<4> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_14<5> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_15<0> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_15<1> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_15<2> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_15<3> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_15<4> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_15<5> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_16<0> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_16<1> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_16<2> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_16<3> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_16<4> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TAP_16<5> | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | || TRAINING_DONE | IOB | OUTPUT | LVCMOS25 | 12 | SLOW | | | |+----------------------------------------------------------------------------------------------------------------------------------------+Section 7 - RPMs----------------Section 8 - Guide Report------------------------Guide not run on this design.Section 9 - Area Group and Partition Summary--------------------------------------------Partition Implementation Status------------------------------- No Partitions were found in this design.-------------------------------Area Group Information---------------------- No area groups were found in this design.----------------------Section 10 - Modular Design Summary-----------------------------------Modular Design not used for this design.Section 11 - Timing Report--------------------------A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.Section 12 - Configuration String Details-----------------------------------------Use the "-detail" map option to print out Configuration StringsSection 13 - Control Set Information------------------------------------Use the "-detail" map option to print out Control Set Information.Section 14 - Utilization by Hierarchy-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+| Module | Partition | Slices* | Slice Reg | LUTs | LUTRAM | BRAM/FIFO | DSP48E | BUFG | BUFIO | BUFR | DCM | PLL | Full Hierarchical Name |+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+| DDR_6TO1_16CHAN_RT_RX/ | | 181/366 | 209/502 | 361/718 | 4/4 | 0/1 | 0/0 | 2/2 | 1/1 | 1/1 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX || +BIT_ALIGN_MACHINE_0 | | 31/41 | 10/31 | 56/75 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/BIT_ALIGN_MACHINE_0 || ++machine_counter | | 5/5 | 7/7 | 11/11 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/BIT_ALIGN_MACHINE_0/machine_counter || ++machine_counter_total | | 3/3 | 7/7 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/BIT_ALIGN_MACHINE_0/machine_counter_total || ++tap_reserve | | 2/2 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/BIT_ALIGN_MACHINE_0/tap_reserve || +RESOURCE_SHARING_CONTROL_0 | | 6/12 | 3/15 | 9/24 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RESOURCE_SHARING_CONTROL_0 || ++channel_counter | | 3/3 | 5/5 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RESOURCE_SHARING_CONTROL_0/channel_counter || ++delay_counter | | 3/3 | 7/7 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RESOURCE_SHARING_CONTROL_0/delay_counter || +RESOURCE_SHARING_CONTROL_1 | | 6/12 | 4/16 | 8/24 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RESOURCE_SHARING_CONTROL_1 || ++channel_counter | | 3/3 | 5/5 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RESOURCE_SHARING_CONTROL_1/channel_counter || ++delay_counter | | 3/3 | 7/7 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RESOURCE_SHARING_CONTROL_1/delay_counter || +RT_WINDOW_MONITOR_0 | | 25/31 | 11/25 | 46/62 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RT_WINDOW_MONITOR_0 || ++counter0 | | 3/3 | 7/7 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RT_WINDOW_MONITOR_0/counter0 || ++counter1 | | 3/3 | 7/7 | 8/8 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/RT_WINDOW_MONITOR_0/counter1 || +TAP_COUNTER_00 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_00 || +TAP_COUNTER_01 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_01 || +TAP_COUNTER_02 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_02 || +TAP_COUNTER_03 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_03 || +TAP_COUNTER_04 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_04 || +TAP_COUNTER_05 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_05 || +TAP_COUNTER_06 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_06 || +TAP_COUNTER_07 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_07 || +TAP_COUNTER_08 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_08 || +TAP_COUNTER_09 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_09 || +TAP_COUNTER_10 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_10 || +TAP_COUNTER_11 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_11 || +TAP_COUNTER_12 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_12 || +TAP_COUNTER_13 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_13 || +TAP_COUNTER_14 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_14 || +TAP_COUNTER_15 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_15 || +TAP_COUNTER_16 | | 2/2 | 6/6 | 7/7 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/TAP_COUNTER_16 || +U_FIFO | | 0/55 | 0/104 | 0/53 | 0/0 | 0/1 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO || ++BU2 | | 0/55 | 0/104 | 0/53 | 0/0 | 0/1 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2 || +++U0 | | 0/55 | 0/104 | 0/53 | 0/0 | 0/1 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2/U0 || ++++grf.rf | | 0/55 | 0/104 | 0/53 | 0/0 | 0/1 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2/U0/grf.rf || +++++gcx.clkx | | 16/16 | 48/48 | 20/20 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2/U0/grf.rf/gcx.clkx || +++++gl0.rd | | 1/16 | 0/20 | 1/17 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2/U0/grf.rf/gl0.rd || ++++++gras.rsts | | 6/9 | 2/2 | 7/10 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2/U0/grf.rf/gl0.rd/gras.rsts || +++++++c1 | | 3/3 | 0/0 | 3/3 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2/U0/grf.rf/gl0.rd/gras.rsts/c1 || ++++++rpntr | | 6/6 | 18/18 | 6/6 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | DDR_6TO1_16CHAN_RT_RX/U_FIFO/BU2/U0/grf.rf/gl0.rd/rpntr || +++++gl0.wr | | 1/14 | 0/25 | 1/13 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 |⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -