rs232.rpt

异步串口通信口在FPGA实现

03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
27:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:                f:\ksprogramme\13\serial\rs232.rpt
rs232

** CLOCK SIGNALS **

Type     Fan-out       Name
DFF         49         |FENPIN:12|:2
DFF         18         |CONTROL:14|:4
DFF         12         |CONTROL:14|:6
INPUT        4         CLK


Device-Specific Information:                f:\ksprogramme\13\serial\rs232.rpt
rs232

** CLEAR SIGNALS **

Type     Fan-out       Name
DFF         18         |CONTROL:14|:4
DFF         12         |CONTROL:14|:6


Device-Specific Information:                f:\ksprogramme\13\serial\rs232.rpt
rs232

** EQUATIONS **

CLK      : INPUT;
rxd      : INPUT;

-- Node name is 'clkout' 
-- Equation name is 'clkout', type is output 
clkout   =  _LC2_D15;

-- Node name is 'txd' 
-- Equation name is 'txd', type is output 
txd      =  _LC6_F28;

-- Node name is '|CONTROL:14|:23' = '|CONTROL:14|COUNT0' 
-- Equation name is '_LC4_D15', type is buried 
_LC4_D15 = DFFE( _EQ001,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ001 =  _LC1_D14 & !_LC4_D15;

-- Node name is '|CONTROL:14|:22' = '|CONTROL:14|COUNT1' 
-- Equation name is '_LC5_D15', type is buried 
_LC5_D15 = DFFE( _EQ002,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ002 =  _LC1_D14 &  _LC4_D15 & !_LC5_D15
         #  _LC1_D14 & !_LC4_D15 &  _LC5_D15;

-- Node name is '|CONTROL:14|:21' = '|CONTROL:14|COUNT2' 
-- Equation name is '_LC8_D10', type is buried 
_LC8_D10 = DFFE( _EQ003,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ003 =  _LC1_D14 & !_LC4_D15 &  _LC8_D10
         #  _LC1_D14 & !_LC5_D15 &  _LC8_D10
         #  _LC1_D14 &  _LC4_D15 &  _LC5_D15 & !_LC8_D10;

-- Node name is '|CONTROL:14|:20' = '|CONTROL:14|COUNT3' 
-- Equation name is '_LC6_D10', type is buried 
_LC6_D10 = DFFE( _EQ004,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ004 =  _LC1_D14 & !_LC5_D10 &  _LC6_D10
         #  _LC1_D14 &  _LC5_D10 & !_LC6_D10;

-- Node name is '|CONTROL:14|:19' = '|CONTROL:14|COUNT4' 
-- Equation name is '_LC7_D10', type is buried 
_LC7_D10 = DFFE( _EQ005,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ005 =  _LC1_D14 & !_LC6_D10 &  _LC7_D10
         #  _LC1_D14 & !_LC5_D10 &  _LC7_D10
         #  _LC1_D14 &  _LC5_D10 &  _LC6_D10 & !_LC7_D10;

-- Node name is '|CONTROL:14|:18' = '|CONTROL:14|COUNT5' 
-- Equation name is '_LC2_D14', type is buried 
_LC2_D14 = DFFE( _EQ006,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ006 = !_LC1_D10 &  _LC1_D14 &  _LC2_D14
         #  _LC1_D10 &  _LC1_D14 & !_LC2_D14;

-- Node name is '|CONTROL:14|:17' = '|CONTROL:14|COUNT6' 
-- Equation name is '_LC5_D14', type is buried 
_LC5_D14 = DFFE( _EQ007,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ007 =  _LC1_D14 & !_LC2_D14 &  _LC5_D14
         # !_LC1_D10 &  _LC1_D14 &  _LC5_D14
         #  _LC1_D10 &  _LC1_D14 &  _LC2_D14 & !_LC5_D14;

-- Node name is '|CONTROL:14|:16' = '|CONTROL:14|COUNT7' 
-- Equation name is '_LC3_D14', type is buried 
_LC3_D14 = DFFE( _EQ008,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ008 =  _LC1_D14 &  _LC3_D14 & !_LC5_D14
         #  _LC1_D14 &  _LC3_D14 & !_LC6_D14
         #  _LC1_D14 & !_LC3_D14 &  _LC5_D14 &  _LC6_D14;

-- Node name is '|CONTROL:14|:15' = '|CONTROL:14|COUNT8' 
-- Equation name is '_LC7_D14', type is buried 
_LC7_D14 = DFFE( _EQ009,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ009 =  _LC1_D14 & !_LC4_D14 &  _LC7_D14
         #  _LC1_D14 &  _LC4_D14 & !_LC7_D14;

-- Node name is '|CONTROL:14|:14' = '|CONTROL:14|COUNT9' 
-- Equation name is '_LC8_D14', type is buried 
_LC8_D14 = DFFE( _EQ010,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ010 =  _LC1_D14 & !_LC7_D14 &  _LC8_D14
         #  _LC1_D14 & !_LC4_D14 &  _LC8_D14
         #  _LC1_D14 &  _LC4_D14 &  _LC7_D14 & !_LC8_D14;

-- Node name is '|CONTROL:14|LPM_ADD_SUB:350|addcore:adder|:83' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_D10', type is buried 
_LC5_D10 = LCELL( _EQ011);
  _EQ011 =  _LC4_D15 &  _LC5_D15 &  _LC8_D10;

-- Node name is '|CONTROL:14|LPM_ADD_SUB:350|addcore:adder|:91' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D10', type is buried 
_LC1_D10 = LCELL( _EQ012);
  _EQ012 =  _LC5_D10 &  _LC6_D10 &  _LC7_D10;

-- Node name is '|CONTROL:14|LPM_ADD_SUB:350|addcore:adder|:95' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_D14', type is buried 
_LC6_D14 = LCELL( _EQ013);
  _EQ013 =  _LC1_D10 &  _LC2_D14;

-- Node name is '|CONTROL:14|LPM_ADD_SUB:350|addcore:adder|:103' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_D14', type is buried 
_LC4_D14 = LCELL( _EQ014);
  _EQ014 =  _LC1_D10 &  _LC2_D14 &  _LC3_D14 &  _LC5_D14;

-- Node name is '|CONTROL:14|:13' = '|CONTROL:14|S0' 
-- Equation name is '_LC4_F30', type is buried 
_LC4_F30 = DFFE( _EQ015,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ015 =  _LC1_F30 & !_LC4_F30;

-- Node name is '|CONTROL:14|:12' = '|CONTROL:14|S1~48' 
-- Equation name is '_LC3_F30', type is buried 
_LC3_F30 = DFFE( _EQ016,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ016 =  _LC1_F30 &  _LC3_F30 & !_LC4_F30
         #  _LC1_F30 & !_LC3_F30 &  _LC4_F30;

-- Node name is '|CONTROL:14|:11' = '|CONTROL:14|S10' 
-- Equation name is '_LC5_F30', type is buried 
_LC5_F30 = DFFE( _EQ017,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ017 =  _LC5_F30 & !_LC8_F30
         # !_LC5_F30 &  _LC8_F30;

-- Node name is '|CONTROL:14|:10' = '|CONTROL:14|S11' 
-- Equation name is '_LC8_F26', type is buried 
_LC8_F26 = DFFE( _EQ018,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ018 = !_LC5_F30 &  _LC8_F26
         #  _LC5_F30 & !_LC8_F26 &  _LC8_F30
         #  _LC8_F26 & !_LC8_F30;

-- Node name is '|CONTROL:14|:4' 
-- Equation name is '_LC1_F26', type is buried 
_LC1_F26 = DFFE( _EQ019,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ019 =  _LC1_F26 &  _LC8_F26
         #  _LC1_F26 & !_LC5_F30
         # !_LC8_F30;

-- Node name is '|CONTROL:14|:6' 
-- Equation name is '_LC2_F30', type is buried 
_LC2_F30 = DFFE( _EQ020,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ020 =  _LC2_F30 &  _LC3_F30
         #  _LC2_F30 & !_LC4_F30
         # !_LC1_F30;

-- Node name is '|CONTROL:14|:8' 
-- Equation name is '_LC2_D15', type is buried 
_LC2_D15 = DFFE( _EQ021,  _LC1_D15,  VCC,  VCC,  VCC);
  _EQ021 =  _LC3_D10 & !_LC3_D14 &  _LC4_D15 &  _LC5_D14;

-- Node name is '|CONTROL:14|:134' 
-- Equation name is '_LC1_F30', type is buried 
_LC1_F30 = LCELL( _EQ022);
  _EQ022 =  _LC1_F28 &  _LC8_F30;

-- Node name is '|CONTROL:14|:273' 
-- Equation name is '_LC1_D14', type is buried 
_LC1_D14 = LCELL( _EQ023);
  _EQ023 =  _LC2_D10 & !_LC3_D14
         # !_LC8_D14
         # !_LC7_D14;

-- Node name is '|CONTROL:14|:288' 
-- Equation name is '_LC2_D10', type is buried 
_LC2_D10 = LCELL( _EQ024);
  _EQ024 = !_LC5_D14
         #  _LC4_D10 & !_LC4_D15 & !_LC5_D15;

-- Node name is '|CONTROL:14|~290~1' 
-- Equation name is '_LC4_D10', type is buried 
-- synthesized logic cell 
_LC4_D10 = LCELL( _EQ025);
  _EQ025 = !_LC2_D14 & !_LC6_D10 & !_LC7_D10 & !_LC8_D10;

-- Node name is '|CONTROL:14|~578~1' 
-- Equation name is '_LC3_D10', type is buried 
-- synthesized logic cell 
_LC3_D10 = LCELL( _EQ026);
  _EQ026 =  _LC4_D10 & !_LC5_D15 &  _LC7_D14 &  _LC8_D14;

-- Node name is '|FENPIN:12|:14' = '|FENPIN:12|COUNT0' 
-- Equation name is '_LC3_D15', type is buried 
_LC3_D15 = DFFE( _EQ027, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ027 = !_LC3_D15 & !_LC6_D15
         # !_LC3_D15 & !_LC7_D15;

-- Node name is '|FENPIN:12|:13' = '|FENPIN:12|COUNT1' 
-- Equation name is '_LC6_D15', type is buried 
_LC6_D15 = DFFE( _EQ028, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ028 = !_LC3_D15 &  _LC6_D15 & !_LC7_D15
         #  _LC3_D15 & !_LC6_D15 & !_LC7_D15;

-- Node name is '|FENPIN:12|:12' = '|FENPIN:12|COUNT2' 
-- Equation name is '_LC7_D15', type is buried 
_LC7_D15 = DFFE( _EQ029, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ029 =  _LC3_D15 &  _LC6_D15 & !_LC7_D15
         # !_LC3_D15 & !_LC6_D15 &  _LC7_D15;