sys_int.stx

这是我从网上找到的用vhdl语言写的sdram控制器的代码。我的邮箱：[e-mail]

Release 6.3i - xst G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 2.64 s | Elapsed : 0.00 / 3.00 s
 
--> 
=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Xilinx/ise_work/buzhidao/sys_int.vhd in Library work.
Architecture sys_int_arch of Entity sys_int is up to date.
CPU : 0.29 / 2.94 s | Elapsed : 0.00 / 3.00 s
 
--> 

Total memory usage is 48004 kilobytes