📄 count4.par_nlf
字号:
Release 6.3i - netgen G.35Copyright (c) 1995-2004 Xilinx, Inc. All rights reserved.Reading design count4.nga ... Flattening design ... Flattening design completed. Specializing design ... Specializing design completed. Preping physical only global signals ... Preping design's networks ... Preping design's macros ...Writing VHDL netlist count4_timesim.vhd ...Writing VHDL SDF file count4_timesim.sdf ...Total memory usage is 36068 kilobytes⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -