📄 top.rpt
字号:
Project Information d:\maxplus2\file\uart\top.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 04/30/2004 11:59:58
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
top EPF10K10LC84-4 11 11 0 0 0 % 91 15 %
User Pins: 11 11 0
Project Information d:\maxplus2\file\uart\top.rpt
** PIN/LOCATION/CHIP ASSIGNMENTS **
Actual
User Assignments
Assignments (if different) Node Name
top@73 auto
top@42 Fs_load
top@53 Fs_pi0
top@52 Fs_pi1
top@51 Fs_pi2
top@50 Fs_pi3
top@49 Fs_pi4
top@48 Fs_pi5
top@47 Fs_pi6
top@44 Fs_pi7
top@37 Fs_Txd
top@24 js_po0
top@23 js_po1
top@22 js_po2
top@21 js_po3
top@19 js_po4
top@18 js_po5
top@17 js_po6
top@16 js_po7
top@30 Js_Rxd
top@35 20Mhz
Project Information d:\maxplus2\file\uart\top.rpt
** FILE HIERARCHY **
|urat:1|
|urat:1|m16:25|
|urat:1|s_clk:40|
|urat:1|g1p:77|
|urat:1|g1p:116|
|urat:1|js_tb:93|
|urat:1|js_sft:95|
|urat:1|fs_cnt:113|
|urat:1|fs_sft:115|
|g1p:40|
|m1024:43|
Device-Specific Information: d:\maxplus2\file\uart\top.rpt
top
***** Logic for device 'top' compiled without errors.
Device: EPF10K10LC84-4
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R R R R R R R R R R O
E E E E E E E E E E E E E N
S S S S S S S V S G G G S G S S S S F
E E E E E E E C E N N N E N E E E E _ ^
R R R R R R R C R D D D R D R R R R # D n
V V V V V V V I V I I I V I V V V V T O C
E E E E E E E N E N N N E N E E E E C N E
D D D D D D D T D T T T D T D D D D K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | auto
^nCE | 14 72 | RESERVED
#TDI | 15 71 | RESERVED
js_po7 | 16 70 | RESERVED
js_po6 | 17 69 | RESERVED
js_po5 | 18 68 | GNDINT
js_po4 | 19 67 | RESERVED
VCCINT | 20 66 | RESERVED
js_po3 | 21 65 | RESERVED
js_po2 | 22 EPF10K10LC84-4 64 | fs_dao
js_po1 | 23 63 | VCCINT
js_po0 | 24 62 | RESERVED
RESERVED | 25 61 | RESERVED
GNDINT | 26 60 | RESERVED
RESERVED | 27 59 | RESERVED
RESERVED | 28 58 | RESERVED
RESERVED | 29 57 | #TMS
Js_Rxd | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ 2 R F R R V G F G F V G F F F F F F F
C n 0 E s E E C N s N s C N s s s s s s s
C C M S _ S S C D _ D _ C D _ _ _ _ _ _ _
I O h E T E E I I l I p I I p p p p p p p
N N z R x R R N N o N i N N i i i i i i i
T F V d V V T T a T 7 T T 6 5 4 3 2 1 0
I E E E d
G D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: d:\maxplus2\file\uart\top.rpt
top
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
B2 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 2/2 2/2 7/22( 31%)
B3 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 4/22( 18%)
B6 8/ 8(100%) 0/ 8( 0%) 7/ 8( 87%) 2/2 1/2 5/22( 22%)
B8 2/ 8( 25%) 2/ 8( 25%) 0/ 8( 0%) 1/2 0/2 3/22( 13%)
B10 8/ 8(100%) 1/ 8( 12%) 0/ 8( 0%) 1/2 1/2 9/22( 40%)
B12 8/ 8(100%) 2/ 8( 25%) 4/ 8( 50%) 2/2 0/2 6/22( 27%)
B14 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 3/22( 13%)
B18 8/ 8(100%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 2/22( 9%)
B19 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 2/2 1/2 6/22( 27%)
B22 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 1/22( 4%)
B23 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 2/2 2/2 3/22( 13%)
C17 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 1/2 0/2 4/22( 18%)
C24 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 0/2 4/22( 18%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 2/6 ( 33%)
Total I/O pins used: 20/53 ( 37%)
Total logic cells used: 91/576 ( 15%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 2.35/4 ( 58%)
Total fan-in: 214/2304 ( 9%)
Total input pins required: 11
Total input I/O cell registers required: 0
Total output pins required: 11
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 91
Total flipflops required: 68
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 3/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
B: 0 8 8 0 0 8 0 2 0 8 0 8 0 0 8 0 0 0 8 8 0 0 1 8 0 75/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 8 16/0
Total: 0 8 8 0 0 8 0 2 0 8 0 8 0 0 8 0 0 8 8 8 0 0 1 8 8 91/0
Device-Specific Information: d:\maxplus2\file\uart\top.rpt
top
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
42 - - - -- INPUT 0 0 0 1 Fs_load
53 - - - 20 INPUT 0 0 0 1 Fs_pi0
52 - - - 19 INPUT 0 0 0 1 Fs_pi1
51 - - - 18 INPUT 0 0 0 1 Fs_pi2
50 - - - 17 INPUT 0 0 0 1 Fs_pi3
49 - - - 16 INPUT 0 0 0 1 Fs_pi4
48 - - - 15 INPUT 0 0 0 1 Fs_pi5
47 - - - 14 INPUT 0 0 0 1 Fs_pi6
44 - - - -- INPUT 0 0 0 1 Fs_pi7
30 - - C -- INPUT 0 0 0 2 Js_Rxd
35 - - - 06 INPUT 0 0 0 8 20Mhz
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: d:\maxplus2\file\uart\top.rpt
top
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
73 - - A -- OUTPUT 0 1 0 0 auto
64 - - B -- OUTPUT 0 1 0 0 fs_dao
37 - - - 09 OUTPUT 0 1 0 0 Fs_Txd
24 - - B -- OUTPUT 0 1 0 0 js_po0
23 - - B -- OUTPUT 0 1 0 0 js_po1
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -