📄 fs_test.rpt
字号:
Project Information d:\maxplus2\file\uart\fs_test.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 04/30/2004 11:56:52
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
fs_test EPF10K10LC84-3 10 15 0 0 0 % 25 4 %
User Pins: 10 15 0
Project Information d:\maxplus2\file\uart\fs_test.rpt
** FILE HIERARCHY **
|g1p:3|
|fs_cnt:2|
|fs_sft:1|
Device-Specific Information: d:\maxplus2\file\uart\fs_test.rpt
fs_test
***** Logic for device 'fs_test' compiled without errors.
Device: EPF10K10LC84-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R R R f R R R R O
E E E E E E F s E E E E N
S S S S F S F V S s _ F S G S S S F F
E E E E s E s C E _ c s E N E E E s _ ^
R R R R _ R _ C R l l _ R D R R R _ # D n
V V V V p V p I V o o p V I V V V p T O C
E E E E i E o N E a c i E N E E E i C N E
D D D D 4 D 5 T D d k 2 D T D D D 7 K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | RESERVED
^nCE | 14 72 | RESERVED
#TDI | 15 71 | RESERVED
RESERVED | 16 70 | RESERVED
Fs_po3 | 17 69 | RESERVED
RESERVED | 18 68 | GNDINT
RESERVED | 19 67 | RESERVED
VCCINT | 20 66 | RESERVED
RESERVED | 21 65 | RESERVED
RESERVED | 22 EPF10K10LC84-3 64 | fs_clk
RESERVED | 23 63 | VCCINT
RESERVED | 24 62 | fs_dao
Fs_Txd | 25 61 | Fs_po7
GNDINT | 26 60 | Fs_po2
Fs_po6 | 27 59 | fs_ld
Fs_pi6 | 28 58 | Fs_po9
Fs_po4 | 29 57 | #TMS
Fs_po0 | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ F R R R R V G F F F V G F R F f R R R
C n s E E E E C N s s s C N s E s s E E E
C C _ S S S S C D _ _ _ C D _ S _ _ S S S
I O p E E E E I I p p p I I p E p 1 E E E
N N o R R R R N N i i i N N i R o p R R R
T F 1 V V V V T T 0 3 1 T T 5 V 8 V V V
I E E E E E E E E
G D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: d:\maxplus2\file\uart\fs_test.rpt
fs_test
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
B13 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 1/22( 4%)
C5 8/ 8(100%) 4/ 8( 50%) 4/ 8( 50%) 1/2 1/2 7/22( 31%)
C16 8/ 8(100%) 1/ 8( 12%) 6/ 8( 75%) 1/2 1/2 5/22( 22%)
C17 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 2/2 2/2 4/22( 18%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 19/53 ( 35%)
Total logic cells used: 25/576 ( 4%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 2.00/4 ( 50%)
Total fan-in: 50/2304 ( 2%)
Total input pins required: 10
Total input I/O cell registers required: 0
Total output pins required: 15
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 25
Total flipflops required: 18
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 3/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
B: 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1/0
C: 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 24/0
Total: 0 0 0 0 8 0 0 0 0 0 0 0 0 1 0 0 8 8 0 0 0 0 0 0 0 25/0
Device-Specific Information: d:\maxplus2\file\uart\fs_test.rpt
fs_test
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
1 - - - -- INPUT G 0 0 0 1 fs_clock
2 - - - -- INPUT G 0 0 0 0 Fs_load
42 - - - -- INPUT 0 0 0 1 Fs_pi0
44 - - - -- INPUT 0 0 0 1 Fs_pi1
84 - - - -- INPUT 0 0 0 1 Fs_pi2
43 - - - -- INPUT 0 0 0 1 Fs_pi3
7 - - - 03 INPUT 0 0 0 1 Fs_pi4
47 - - - 14 INPUT 0 0 0 1 Fs_pi5
28 - - C -- INPUT 0 0 0 1 Fs_pi6
78 - - - 24 INPUT 0 0 0 1 Fs_pi7
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: d:\maxplus2\file\uart\fs_test.rpt
fs_test
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
64 - - B -- OUTPUT 0 1 0 0 fs_clk
62 - - C -- OUTPUT 0 1 0 0 fs_dao
59 - - C -- OUTPUT 0 1 0 0 fs_ld
30 - - C -- OUTPUT 0 1 0 0 Fs_po0
35 - - - 06 OUTPUT 0 1 0 0 Fs_po1
60 - - C -- OUTPUT 0 1 0 0 Fs_po2
17 - - A -- OUTPUT 0 1 0 0 Fs_po3
29 - - C -- OUTPUT 0 1 0 0 Fs_po4
5 - - - 05 OUTPUT 0 1 0 0 Fs_po5
27 - - C -- OUTPUT 0 1 0 0 Fs_po6
61 - - C -- OUTPUT 0 1 0 0 Fs_po7
49 - - - 16 OUTPUT 0 1 0 0 Fs_po8
58 - - C -- OUTPUT 0 1 0 0 Fs_po9
25 - - B -- OUTPUT 0 1 0 0 Fs_Txd
50 - - - 17 OUTPUT 0 1 0 0 fs_1p
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: d:\maxplus2\file\uart\fs_test.rpt
fs_test
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 7 - B 13 LCELL s 1 0 1 0 fs_clk~1
- 1 - C 16 DFFE + 0 2 0 4 |fs_cnt:2|cnt0
- 3 - C 16 DFFE + 0 3 0 4 |fs_cnt:2|cnt1
- 5 - C 16 DFFE + 0 4 0 3 |fs_cnt:2|cnt2
- 7 - C 16 DFFE + 0 4 0 2 |fs_cnt:2|cnt3
- 6 - C 17 DFFE + 0 1 0 2 |fs_cnt:2|cnt4
- 3 - C 17 OR2 ! 0 4 0 4 |fs_cnt:2|:50
- 8 - C 16 AND2 0 2 0 1 |fs_cnt:2|:57
- 4 - C 17 OR2 s 0 3 0 1 |fs_cnt:2|~95~1
- 1 - C 17 OR2 0 3 1 1 |fs_cnt:2|:95
- 8 - C 05 DFFE +s ! 0 2 1 0 |fs_sft:1|sft_reg0~1
- 7 - C 05 DFFE + ! 0 2 1 0 |fs_sft:1|sft_reg0
- 6 - C 05 DFFE + 0 2 1 2 |fs_sft:1|sft_reg1
- 4 - C 05 DFFE + 1 2 1 1 |fs_sft:1|sft_reg2
- 3 - C 05 DFFE + 1 2 1 1 |fs_sft:1|sft_reg3
- 5 - C 05 DFFE + 1 2 1 1 |fs_sft:1|sft_reg4
- 2 - C 05 DFFE + 1 2 1 1 |fs_sft:1|sft_reg5
- 1 - C 05 DFFE + 1 2 1 1 |fs_sft:1|sft_reg6
- 2 - C 16 DFFE + 1 2 1 1 |fs_sft:1|sft_reg7
- 4 - C 16 DFFE + 1 2 1 1 |fs_sft:1|sft_reg8
- 6 - C 16 DFFE + 1 1 1 1 |fs_sft:1|sft_reg9
- 7 - C 17 DFFE + 0 0 0 2 |g1p:3|:1
- 8 - C 17 DFFE + 0 1 0 1 |g1p:3|:2
- 2 - C 17 OR2 ! 0 2 1 1 |g1p:3|1p (|g1p:3|:3)
- 5 - C 17 OR2 ! 0 2 1 16 :4
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: d:\maxplus2\file\uart\fs_test.rpt
fs_test
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 0/ 96( 0%) 1/ 48( 2%) 0/ 48( 0%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
B: 1/ 96( 1%) 1/ 48( 2%) 0/ 48( 0%) 0/16( 0%) 2/16( 12%) 0/16( 0%)
C: 5/ 96( 5%) 3/ 48( 6%) 11/ 48( 22%) 1/16( 6%) 8/16( 50%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 1/24( 4%) 1/4( 25%) 0/4( 0%) 0/4( 0%)
04: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 3/24( 12%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
06: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -