de2_clock.map.eqn

适合DE2板

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L281Q is LCD_RS~reg0
A1L281Q = DFFEAS(A1L622, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L871Q is LCD_E~reg0
A1L871Q = DFFEAS(state.toggle_e, CLK_400HZ, !reset,  , !state.hold,  ,  ,  ,  );


--BCD_SECD0[0] is BCD_SECD0[0]
BCD_SECD0[0] = DFFEAS(A1L64, CLK_10HZ, !reset,  , A1L481,  ,  ,  ,  );


--state.write_char1 is state.write_char1
state.write_char1 = DFFEAS(A1L792, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.toggle_e is state.toggle_e
state.toggle_e = DFFEAS(A1L181, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.hold is state.hold
state.hold = DFFEAS(state.toggle_e, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L222 is Select~1602
A1L222 = state.write_char1 # A1L281Q & (state.toggle_e # state.hold);


--state.write_char2 is state.write_char2
state.write_char2 = DFFEAS(A1L892, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.write_char10 is state.write_char10
state.write_char10 = DFFEAS(A1L992, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.write_char4 is state.write_char4
state.write_char4 = DFFEAS(A1L003, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.write_char5 is state.write_char5
state.write_char5 = DFFEAS(A1L103, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L322 is Select~1603
A1L322 = state.write_char4 # state.write_char5;


--state.write_char7 is state.write_char7
state.write_char7 = DFFEAS(A1L203, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.write_char8 is state.write_char8
state.write_char8 = DFFEAS(A1L303, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L422 is Select~1604
A1L422 = state.write_char10 # A1L322 # state.write_char7 # state.write_char8;


--state.write_char3 is state.write_char3
state.write_char3 = DFFEAS(A1L403, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.write_char6 is state.write_char6
state.write_char6 = DFFEAS(A1L503, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--state.write_char9 is state.write_char9
state.write_char9 = DFFEAS(A1L603, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L522 is Select~1605
A1L522 = !state.write_char3 & !state.write_char6 & !state.write_char9;


--A1L622 is Select~1606
A1L622 = A1L222 # state.write_char2 # A1L422 # !A1L522;


--CLK_400HZ is CLK_400HZ
CLK_400HZ = DFFEAS(A1L27, clk_50Mhz,  ,  ,  ,  ,  , !reset,  );


--BCD_SECD0[3] is BCD_SECD0[3]
BCD_SECD0[3] = DFFEAS(A1L74, CLK_10HZ, !reset,  , A1L481,  ,  ,  ,  );


--BCD_SECD0[2] is BCD_SECD0[2]
BCD_SECD0[2] = DFFEAS(A1L84, CLK_10HZ, !reset,  , A1L481,  ,  ,  ,  );


--BCD_SECD0[1] is BCD_SECD0[1]
BCD_SECD0[1] = DFFEAS(A1L94, CLK_10HZ, !reset,  , A1L481,  ,  ,  ,  );


--A1L64 is BCD_SECD0~143
A1L64 = !BCD_SECD0[0] & (!BCD_SECD0[2] & !BCD_SECD0[1] # !BCD_SECD0[3]);


--CLK_10HZ is CLK_10HZ
CLK_10HZ = DFFEAS(A1L96, CLK_400HZ,  ,  , A1L86,  ,  ,  ,  );


--BCD_TSEC[2] is BCD_TSEC[2]
BCD_TSEC[2] = DFFEAS(A1L36, CLK_10HZ, !reset,  ,  ,  ,  ,  ,  );


--BCD_TSEC[1] is BCD_TSEC[1]
BCD_TSEC[1] = DFFEAS(A1L46, CLK_10HZ, !reset,  ,  ,  ,  ,  ,  );


--BCD_TSEC[0] is BCD_TSEC[0]
BCD_TSEC[0] = DFFEAS(A1L56, CLK_10HZ, !reset,  ,  ,  ,  ,  ,  );


--BCD_TSEC[3] is BCD_TSEC[3]
BCD_TSEC[3] = DFFEAS(A1L66, CLK_10HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L481 is LessThan~998
A1L481 = BCD_TSEC[3] & (BCD_TSEC[2] # BCD_TSEC[1] # BCD_TSEC[0]);


--next_command.write_char1 is next_command.write_char1
next_command.write_char1 = DFFEAS(A1L372, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L792 is state~231
A1L792 = state.hold & next_command.write_char1;


--A1L181 is LCD_RS~28
A1L181 = !state.toggle_e & !state.hold;


--next_command.write_char2 is next_command.write_char2
next_command.write_char2 = DFFEAS(A1L822, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L892 is state~232
A1L892 = state.hold & next_command.write_char2;


--next_command.write_char10 is next_command.write_char10
next_command.write_char10 = DFFEAS(A1L922, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L992 is state~233
A1L992 = state.hold & next_command.write_char10;


--next_command.write_char4 is next_command.write_char4
next_command.write_char4 = DFFEAS(A1L032, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L003 is state~234
A1L003 = state.hold & next_command.write_char4;


--next_command.write_char5 is next_command.write_char5
next_command.write_char5 = DFFEAS(A1L132, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L103 is state~235
A1L103 = state.hold & next_command.write_char5;


--next_command.write_char7 is next_command.write_char7
next_command.write_char7 = DFFEAS(A1L232, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L203 is state~236
A1L203 = state.hold & next_command.write_char7;


--next_command.write_char8 is next_command.write_char8
next_command.write_char8 = DFFEAS(A1L332, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L303 is state~237
A1L303 = state.hold & next_command.write_char8;


--next_command.write_char3 is next_command.write_char3
next_command.write_char3 = DFFEAS(A1L432, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L403 is state~238
A1L403 = state.hold & next_command.write_char3;


--next_command.write_char6 is next_command.write_char6
next_command.write_char6 = DFFEAS(A1L532, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L503 is state~239
A1L503 = state.hold & next_command.write_char6;


--next_command.write_char9 is next_command.write_char9
next_command.write_char9 = DFFEAS(A1L632, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--A1L603 is state~240
A1L603 = state.hold & next_command.write_char9;


--CLK_COUNT_400HZ[16] is CLK_COUNT_400HZ[16]
CLK_COUNT_400HZ[16] = DFFEAS(A1L941, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[17] is CLK_COUNT_400HZ[17]
CLK_COUNT_400HZ[17] = DFFEAS(A1L251, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[18] is CLK_COUNT_400HZ[18]
CLK_COUNT_400HZ[18] = DFFEAS(A1L551, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[19] is CLK_COUNT_400HZ[19]
CLK_COUNT_400HZ[19] = DFFEAS(A1L851, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--A1L581 is LessThan~999
A1L581 = !CLK_COUNT_400HZ[16] & !CLK_COUNT_400HZ[17] & !CLK_COUNT_400HZ[18] & !CLK_COUNT_400HZ[19];


--CLK_COUNT_400HZ[11] is CLK_COUNT_400HZ[11]
CLK_COUNT_400HZ[11] = DFFEAS(A1L431, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[10] is CLK_COUNT_400HZ[10]
CLK_COUNT_400HZ[10] = DFFEAS(A1L131, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[12] is CLK_COUNT_400HZ[12]
CLK_COUNT_400HZ[12] = DFFEAS(A1L731, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[13] is CLK_COUNT_400HZ[13]
CLK_COUNT_400HZ[13] = DFFEAS(A1L041, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--A1L681 is LessThan~1000
A1L681 = !CLK_COUNT_400HZ[11] & !CLK_COUNT_400HZ[10] # !CLK_COUNT_400HZ[13] # !CLK_COUNT_400HZ[12];


--CLK_COUNT_400HZ[2] is CLK_COUNT_400HZ[2]
CLK_COUNT_400HZ[2] = DFFEAS(A1L701, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[3] is CLK_COUNT_400HZ[3]
CLK_COUNT_400HZ[3] = DFFEAS(A1L011, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[4] is CLK_COUNT_400HZ[4]
CLK_COUNT_400HZ[4] = DFFEAS(A1L311, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[5] is CLK_COUNT_400HZ[5]
CLK_COUNT_400HZ[5] = DFFEAS(A1L611, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--A1L781 is LessThan~1001
A1L781 = !CLK_COUNT_400HZ[2] & !CLK_COUNT_400HZ[3] & !CLK_COUNT_400HZ[4] # !CLK_COUNT_400HZ[5];


--CLK_COUNT_400HZ[6] is CLK_COUNT_400HZ[6]
CLK_COUNT_400HZ[6] = DFFEAS(A1L911, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[7] is CLK_COUNT_400HZ[7]
CLK_COUNT_400HZ[7] = DFFEAS(A1L221, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[8] is CLK_COUNT_400HZ[8]
CLK_COUNT_400HZ[8] = DFFEAS(A1L521, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--A1L881 is LessThan~1002
A1L881 = !CLK_COUNT_400HZ[11] & !CLK_COUNT_400HZ[6] & !CLK_COUNT_400HZ[7] & !CLK_COUNT_400HZ[8];


--CLK_COUNT_400HZ[9] is CLK_COUNT_400HZ[9]
CLK_COUNT_400HZ[9] = DFFEAS(A1L821, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--A1L981 is LessThan~1003
A1L981 = A1L681 # A1L781 & A1L881 & !CLK_COUNT_400HZ[9];


--CLK_COUNT_400HZ[14] is CLK_COUNT_400HZ[14]
CLK_COUNT_400HZ[14] = DFFEAS(A1L341, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--CLK_COUNT_400HZ[15] is CLK_COUNT_400HZ[15]
CLK_COUNT_400HZ[15] = DFFEAS(A1L641, clk_50Mhz,  ,  ,  ,  ,  , A1L201,  );


--A1L091 is LessThan~1004
A1L091 = A1L581 & (A1L981 # !CLK_COUNT_400HZ[15] # !CLK_COUNT_400HZ[14]);


--A1L27 is CLK_400HZ~97
A1L27 = CLK_400HZ $ !A1L091;


--A1L74 is BCD_SECD0~144
A1L74 = BCD_SECD0[3] & !BCD_SECD0[0] & !BCD_SECD0[2] & !BCD_SECD0[1] # !BCD_SECD0[3] & BCD_SECD0[0] & BCD_SECD0[2] & BCD_SECD0[1];


--A1L84 is BCD_SECD0~145
A1L84 = !BCD_SECD0[3] & (BCD_SECD0[2] $ (BCD_SECD0[0] & BCD_SECD0[1]));


--A1L94 is BCD_SECD0~146
A1L94 = !BCD_SECD0[3] & (BCD_SECD0[0] $ BCD_SECD0[1]);


--CLK_COUNT_10HZ[6] is CLK_COUNT_10HZ[6]
CLK_COUNT_10HZ[6] = DFFEAS(A1L39, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--CLK_COUNT_10HZ[7] is CLK_COUNT_10HZ[7]
CLK_COUNT_10HZ[7] = DFFEAS(A1L69, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--A1L191 is LessThan~1005
A1L191 = !CLK_COUNT_10HZ[6] & !CLK_COUNT_10HZ[7];


--CLK_COUNT_10HZ[0] is CLK_COUNT_10HZ[0]
CLK_COUNT_10HZ[0] = DFFEAS(A1L57, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--CLK_COUNT_10HZ[1] is CLK_COUNT_10HZ[1]
CLK_COUNT_10HZ[1] = DFFEAS(A1L87, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--CLK_COUNT_10HZ[2] is CLK_COUNT_10HZ[2]
CLK_COUNT_10HZ[2] = DFFEAS(A1L18, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--CLK_COUNT_10HZ[3] is CLK_COUNT_10HZ[3]
CLK_COUNT_10HZ[3] = DFFEAS(A1L48, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--A1L291 is LessThan~1006
A1L291 = !CLK_COUNT_10HZ[2] & !CLK_COUNT_10HZ[3] & (!CLK_COUNT_10HZ[1] # !CLK_COUNT_10HZ[0]);


--CLK_COUNT_10HZ[4] is CLK_COUNT_10HZ[4]
CLK_COUNT_10HZ[4] = DFFEAS(A1L78, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--CLK_COUNT_10HZ[5] is CLK_COUNT_10HZ[5]
CLK_COUNT_10HZ[5] = DFFEAS(A1L09, CLK_400HZ,  ,  , reset,  ,  , A1L391,  );


--A1L391 is LessThan~1007
A1L391 = CLK_COUNT_10HZ[5] # !A1L291 & CLK_COUNT_10HZ[4] # !A1L191;


--A1L86 is CLK_10HZ~0
A1L86 = reset & A1L391;


--A1L36 is BCD_TSEC~164
A1L36 = !BCD_TSEC[3] & (BCD_TSEC[2] $ (BCD_TSEC[1] & BCD_TSEC[0]));


--A1L46 is BCD_TSEC~165
A1L46 = !BCD_TSEC[3] & (BCD_TSEC[1] $ BCD_TSEC[0]);


--A1L56 is BCD_TSEC~166
A1L56 = !BCD_TSEC[0] & (!BCD_TSEC[2] & !BCD_TSEC[1] # !BCD_TSEC[3]);


--A1L66 is BCD_TSEC~167
A1L66 = BCD_TSEC[3] & !BCD_TSEC[2] & !BCD_TSEC[1] & !BCD_TSEC[0] # !BCD_TSEC[3] & BCD_TSEC[2] & BCD_TSEC[1] & BCD_TSEC[0];


--DATA_BUS_VALUE[0] is DATA_BUS_VALUE[0]
DATA_BUS_VALUE[0] = DFFEAS(A1L242, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--DATA_BUS_VALUE[1] is DATA_BUS_VALUE[1]
DATA_BUS_VALUE[1] = DFFEAS(A1L842, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--DATA_BUS_VALUE[2] is DATA_BUS_VALUE[2]
DATA_BUS_VALUE[2] = DFFEAS(A1L452, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );


--DATA_BUS_VALUE[3] is DATA_BUS_VALUE[3]
DATA_BUS_VALUE[3] = DFFEAS(A1L262, CLK_400HZ, !reset,  ,  ,  ,  ,  ,  );