lcd.map.eqn

用Verilog HDL 语言写的在LCD液晶上显示文字的源程序

--A1L301 is Select~3533
--operation mode is normal

A1L301 = !A1L56 & (A1L5 & addr[1] # !A1L5 & (E3_cs_buffer[1]));


--A1L47 is Select~3497
--operation mode is normal

A1L47 = !A1L76 & (A1L4 & E3_cs_buffer[1] # !A1L4 & (addr[1]));

--A1L401 is Select~3534
--operation mode is normal

A1L401 = !A1L76 & (A1L4 & E3_cs_buffer[1] # !A1L4 & (addr[1]));


--A1L57 is Select~3498
--operation mode is normal

A1L57 = A1L37 # A1L47 # addr[1] & !A1L663;

--A1L501 is Select~3535
--operation mode is normal

A1L501 = A1L37 # A1L47 # addr[1] & !A1L663;


--A1L732 is data~4509
--operation mode is normal

A1L732 = rst & (!state.s9) # !rst & (A1L761Q $ !A1L471Q);

--A1L113 is data~4626
--operation mode is normal

A1L113 = rst & (!state.s9) # !rst & (A1L761Q $ !A1L471Q);


--A1L832 is data~4510
--operation mode is normal

A1L832 = A1L871Q & (!state.s19 # !rst) # !A1L732;

--A1L213 is data~4627
--operation mode is normal

A1L213 = A1L871Q & (!state.s19 # !rst) # !A1L732;


--A1L932 is data~4511
--operation mode is normal

A1L932 = !A1L832 & (A1L122 # !rst # !xpage[0]);

--A1L313 is data~4628
--operation mode is normal

A1L313 = !A1L832 & (A1L122 # !rst # !xpage[0]);

--A1L413 is data~4629
--operation mode is normal

A1L413 = !A1L832 & (A1L122 # !rst # !xpage[0]);


--A1L32 is Mux~526
--operation mode is normal

A1L32 = addr[2] & (!addr[0] & !addr[1] # !addr[3]) # !addr[2] & (addr[1] # addr[3]);

--A1L94 is Mux~552
--operation mode is normal

A1L94 = addr[2] & (!addr[0] & !addr[1] # !addr[3]) # !addr[2] & (addr[1] # addr[3]);


--A1L42 is Mux~527
--operation mode is normal

A1L42 = !addr[3] & (addr[1] & (!addr[2]) # !addr[1] & (addr[0] # addr[2]));

--A1L05 is Mux~553
--operation mode is normal

A1L05 = !addr[3] & (addr[1] & (!addr[2]) # !addr[1] & (addr[0] # addr[2]));


--A1L042 is data~4512
--operation mode is normal

A1L042 = rst & (addr[4] & state.s13 # !addr[4] & (state.s18));

--A1L513 is data~4630
--operation mode is normal

A1L513 = rst & (addr[4] & state.s13 # !addr[4] & (state.s18));


--A1L562 is data~4562
--operation mode is normal

A1L562 = (A1L32 & !A1L512 & (!A1L042 # !A1L42) # !A1L32 & (!A1L042 # !A1L42)) & CASCADE(A1L413);

--A1L613 is data~4631
--operation mode is normal

A1L613 = (A1L32 & !A1L512 & (!A1L042 # !A1L42) # !A1L32 & (!A1L042 # !A1L42)) & CASCADE(A1L413);


--A1L52 is Mux~528
--operation mode is normal

A1L52 = addr[1] & (addr[2] $ (addr[3] # !addr[0])) # !addr[1] & (addr[3] # addr[0] & addr[2]);

--A1L15 is Mux~554
--operation mode is normal

A1L15 = addr[1] & (addr[2] $ (addr[3] # !addr[0])) # !addr[1] & (addr[3] # addr[0] & addr[2]);


--A1L662 is data~4563
--operation mode is normal

A1L662 = (A1L462 & !A1L012 & (!A1L52 # !A1L042) # !A1L462 & (!A1L52 # !A1L042)) & CASCADE(A1L643);

--A1L713 is data~4632
--operation mode is normal

A1L713 = (A1L462 & !A1L012 & (!A1L52 # !A1L042) # !A1L462 & (!A1L52 # !A1L042)) & CASCADE(A1L643);


--A1L142 is data~4517
--operation mode is normal

A1L142 = addr[2] & (A1L202 & !addr[3]) # !addr[2] & A1L132 & (addr[3]);

--A1L813 is data~4633
--operation mode is normal

A1L813 = addr[2] & (A1L202 & !addr[3]) # !addr[2] & A1L132 & (addr[3]);


--A1L762 is data~4564
--operation mode is normal

A1L762 = (addr[1] # !rst # !addr[0] # !A1L142) & CASCADE(A1L353);

--A1L913 is data~4634
--operation mode is normal

A1L913 = (addr[1] # !rst # !addr[0] # !A1L142) & CASCADE(A1L353);


--A1L242 is data~4519
--operation mode is normal

A1L242 = !A1L322 & (rst & state.s19 # !A1L091Q);

--A1L023 is data~4635
--operation mode is normal

A1L023 = !A1L322 & (rst & state.s19 # !A1L091Q);

--A1L123 is data~4636
--operation mode is normal

A1L123 = !A1L322 & (rst & state.s19 # !A1L091Q);


--A1L862 is data~4565
--operation mode is normal

A1L862 = (addr[1] & (addr[2] # addr[0]) # !addr[1] & (!addr[0] # !addr[2]) # !A1L602) & CASCADE(A1L123);

--A1L223 is data~4637
--operation mode is normal

A1L223 = (addr[1] & (addr[2] # addr[0]) # !addr[1] & (!addr[0] # !addr[2]) # !A1L602) & CASCADE(A1L123);


--A1L62 is Mux~529
--operation mode is normal

A1L62 = addr[0] & addr[1] & (addr[2] $ addr[3]) # !addr[0] & (addr[1] & !addr[2] & !addr[3] # !addr[1] & addr[2] & addr[3]);

--A1L25 is Mux~555
--operation mode is normal

A1L25 = addr[0] & addr[1] & (addr[2] $ addr[3]) # !addr[0] & (addr[1] & !addr[2] & !addr[3] # !addr[1] & addr[2] & addr[3]);


--A1L72 is Mux~530
--operation mode is normal

A1L72 = addr[2] & !addr[3] & (addr[0] $ !addr[1]);

--A1L35 is Mux~556
--operation mode is normal

A1L35 = addr[2] & !addr[3] & (addr[0] $ !addr[1]);


--A1L342 is data~4521
--operation mode is normal

A1L342 = state.s16 & (A1L72 # state.s11 & A1L62) # !state.s16 & state.s11 & A1L62;

--A1L323 is data~4638
--operation mode is normal

A1L323 = state.s16 & (A1L72 # state.s11 & A1L62) # !state.s16 & state.s11 & A1L62;


--A1L442 is data~4522
--operation mode is normal

A1L442 = addr[1] & rst & (state.s18 # state.s13);

--A1L423 is data~4639
--operation mode is normal

A1L423 = addr[1] & rst & (state.s18 # state.s13);


--A1L542 is data~4523
--operation mode is normal

A1L542 = A1L442 & (addr[3] & (!addr[2]) # !addr[3] & addr[0] & addr[2]);

--A1L523 is data~4640
--operation mode is normal

A1L523 = A1L442 & (addr[3] & (!addr[2]) # !addr[3] & addr[0] & addr[2]);


--A1L642 is data~4524
--operation mode is normal

A1L642 = !A1L542 & (!rst # !addr[4] # !A1L342);

--A1L623 is data~4641
--operation mode is normal

A1L623 = !A1L542 & (!rst # !addr[4] # !A1L342);

--A1L723 is data~4642
--operation mode is normal

A1L723 = !A1L542 & (!rst # !addr[4] # !A1L342);


--A1L82 is Mux~531
--operation mode is normal

A1L82 = addr[0] # addr[3] # addr[4] & !addr[2];

--A1L45 is Mux~557
--operation mode is normal

A1L45 = addr[0] # addr[3] # addr[4] & !addr[2];


--A1L92 is Mux~532
--operation mode is normal

A1L92 = !addr[0] & !addr[3] & (addr[4] # addr[2]);

--A1L55 is Mux~558
--operation mode is normal

A1L55 = !addr[0] & !addr[3] & (addr[4] # addr[2]);


--A1L742 is data~4525
--operation mode is normal

A1L742 = state.s13 & (A1L82 # state.s18 & !A1L92) # !state.s13 & (state.s18 & !A1L92);

--A1L823 is data~4643
--operation mode is normal

A1L823 = state.s13 & (A1L82 # state.s18 & !A1L92) # !state.s13 & (state.s18 & !A1L92);


--A1L842 is data~4526
--operation mode is normal

A1L842 = state.s11 & (A1L72 # state.s16 & A1L62) # !state.s11 & state.s16 & A1L62;

--A1L923 is data~4644
--operation mode is normal

A1L923 = state.s11 & (A1L72 # state.s16 & A1L62) # !state.s11 & state.s16 & A1L62;


--A1L942 is data~4527
--operation mode is normal

A1L942 = A1L842 & rst & (!addr[4]);

--A1L033 is data~4645
--operation mode is normal

A1L033 = A1L842 & rst & (!addr[4]);


--A1L962 is data~4566
--operation mode is normal

A1L962 = (!A1L942 & (addr[1] # !A1L742 # !rst)) & CASCADE(A1L723);

--A1L133 is data~4646
--operation mode is normal

A1L133 = (!A1L942 & (addr[1] # !A1L742 # !rst)) & CASCADE(A1L723);


--A1L072 is data~4567
--operation mode is normal

A1L072 = (!state.s3 & !state.s7 & (A1L122 # !xpage[6])) & CASCADE(A1L753);

--A1L233 is data~4647
--operation mode is normal

A1L233 = (!state.s3 & !state.s7 & (A1L122 # !xpage[6])) & CASCADE(A1L753);


--A1L03 is Mux~533
--operation mode is normal

A1L03 = addr[1] & (addr[2]) # !addr[1] & (addr[0] & !addr[2] & !addr[4] # !addr[0] & addr[2] & addr[4]);

--A1L65 is Mux~559
--operation mode is normal

A1L65 = addr[1] & (addr[2]) # !addr[1] & (addr[0] & !addr[2] & !addr[4] # !addr[0] & addr[2] & addr[4]);


--A1L13 is Mux~534
--operation mode is normal

A1L13 = addr[1] & (addr[2]) # !addr[1] & (addr[0] & !addr[2] & addr[4] # !addr[0] & addr[2] & !addr[4]);

--A1L75 is Mux~560
--operation mode is normal

A1L75 = addr[1] & (addr[2]) # !addr[1] & (addr[0] & !addr[2] & addr[4] # !addr[0] & addr[2] & !addr[4]);


--A1L052 is data~4531
--operation mode is normal

A1L052 = state.s18 & (A1L13 # state.s13 & A1L03) # !state.s18 & state.s13 & A1L03;

--A1L333 is data~4648
--operation mode is normal

A1L333 = state.s18 & (A1L13 # state.s13 & A1L03) # !state.s18 & state.s13 & A1L03;


--A1L23 is Mux~535
--operation mode is normal

A1L23 = addr[2] & !addr[3] & (addr[0] $ addr[4]) # !addr[2] & addr[0] & !addr[4];

--A1L85 is Mux~561
--operation mode is normal

A1L85 = addr[2] & !addr[3] & (addr[0] $ addr[4]) # !addr[2] & addr[0] & !addr[4];


--A1L33 is Mux~536
--operation mode is normal

A1L33 = addr[2] & !addr[3] & (addr[0] $ !addr[4]) # !addr[2] & addr[0] & addr[4];

--A1L95 is Mux~562
--operation mode is normal

A1L95 = addr[2] & !addr[3] & (addr[0] $ !addr[4]) # !addr[2] & addr[0] & addr[4];


--A1L152 is data~4532
--operation mode is normal

A1L152 = state.s16 & (A1L33 # state.s11 & A1L23) # !state.s16 & state.s11 & A1L23;

--A1L433 is data~4649
--operation mode is normal

A1L433 = state.s16 & (A1L33 # state.s11 & A1L23) # !state.s16 & state.s11 & A1L23;


--A1L252 is data~4533
--operation mode is normal

A1L252 = A1L152 & addr[1] & rst;

--A1L533 is data~4650
--operation mode is normal

A1L533 = A1L152 & addr[1] & rst;


--A1L352 is data~4534
--operation mode is normal

A1L352 = A1L602 & (!addr[2] # !addr[0] # !addr[1]);

--A1L633 is data~4651
--operation mode is normal

A1L633 = A1L602 & (!addr[2] # !addr[0] # !addr[1]);


--A1L452 is data~4535
--operation mode is normal

A1L452 = A1L352 # A1L991Q & !rst & !A1L614;

--A1L733 is data~4652
--operation mode is normal

A1L733 = A1L352 # A1L991Q & !rst & !A1L614;


--A1L552 is data~4536
--operation mode is normal

A1L552 = !A1L252 & !A1L452 & (!A1L052 # !A1L012);

--A1L833 is data~4653
--operation mode is normal

A1L833 = !A1L252 & !A1L452 & (!A1L052 # !A1L012);

--A1L933 is data~4654
--operation mode is normal

A1L933 = !A1L252 & !A1L452 & (!A1L052 # !A1L012);


--A1L652 is data~4537
--operation mode is normal

A1L652 = xpage[7] & (A1L991Q & !state.s19 # !A1L122) # !xpage[7] & A1L991Q & (!state.s19);

--A1L043 is data~4655
--operation mode is normal

A1L043 = xpage[7] & (A1L991Q & !state.s19 # !A1L122) # !xpage[7] & A1L991Q & (!state.s19);


--A1L172 is data~4568
--operation mode is normal

A1L172 = (A1L961 & !state.s5 & !A1L652 # !rst) & CASCADE(A1L933);

--A1L143 is data~4656
--operation mode is normal

A1L143 = (A1L961 & !state.s5 & !A1L652 # !rst) & CASCADE(A1L933);


--A1L67 is Select~3499
--operation mode is normal

A1L67 = A1L36 & addr1[6] & A1L122 # !A1L36 & (C2_unreg_res_node[6]);

--A1L601 is Select~3536
--operation mode is normal

A1L601 = A1L36 & addr1[6] & A1L122 # !A1L36 & (C2_unreg_res_node[6]);


--C3_unreg_res_node[7] is lpm_add_sub:add_rtl_2|addcore:adder|unreg_res_node[7]
--operation mode is normal

C3_unreg_res_node[7] = E9_cout[6] $ xpage[7];

--C3L3 is lpm_add_sub:add_rtl_2|addcore:adder|unreg_res_node[7]~16
--operation mode is normal

C3L3 = E9_cout[6] $ xpage[7];


--A1L77 is Select~3500
--operation mode is normal

A1L77 = state.s13 & (addr[0] $ !A1L5) # !state.s13 & state.s11 & (addr[0] $ !A1L5);

--A1L701 is Select~3537
--operation mode is normal

A1L701 = state.s13 & (addr[0] $ !A1L5) # !state.s13 & state.s11 & (addr[0] $ !A1L5);


--A1L87 is Select~3501
--operation mode is normal

A1L87 = state.s18 & (addr[0] $ A1L4) # !state.s18 & state.s16 & (addr[0] $ A1L4);

--A1L801 is Select~3538
--operation mode is normal

A1L801 = state.s18 & (addr[0] $ A1L4) # !state.s18 & state.s16 & (addr[0] $ A1L4);


--A1L97 is Select~3502
--operation mode is normal

A1L97 = A1L77 # A1L87 # addr[0] & !A1L663;

--A1L901 is Select~3539
--operation mode is normal

A1L901 = A1L77 # A1L87 # addr[0] & !A1L663;


--A1L08 is Select~3503
--operation mode is normal

A1L08 = state.s18 # state.s16 # !addr[4] & !A1L56;

--A1L011 is Select~3540
--operation mode is normal

A1L011 = state.s18 # state.s16 # !addr[4] & !A1L56;


--A1L18 is Select~3504
--operation mode is normal

A1L18 = A1L08 & C1_unreg_res_node[6] & (!addr[5]);

--A1L111 is Select~3541
--operation mode is normal

A1L111 = A1L08 & C1_unreg_res_node[6] & (!addr[5]);


--A1L28 is Select~3505
--operation mode is normal

A1L28 = A1L18 # addr[6] & (A1L363 # !A1L463);

--A1L211 is Select~3542
--operation mode is normal

A1L211 = A1L18 # addr[6] & (A1L363 # !A1L463);


--E3_cs_buffer[4] is lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]
--operation mode is arithmetic

E3_cs_buffer[4] = addr[4] $ (E3_cout[3]);

--E3L51 is lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~71
--operation mode is arithmetic

E3L51 = addr[4] $ (E3_cout[3]);

--E3_cout[4] is lpm_add_sub:add_rtl_0|addcore:adder|a_csnbuffer:result_node|cout[4]
--operation mode is arithmetic

E3_cout[4] = CARRY(addr[4] & (E3_cout[3]));


--A1L38 is Select~3509
--operation mode is normal

A1L38 = A1L76 # A1L4 & (!E3_cs_buffer[4]) # !A1L4 & !addr[4];

--A1L311 is Select~3543
--operation mode is normal

A1L311 = A1L76 # A1L4 & (!E3_cs_buffer[4]) # !A1L4 & !addr[4];

--A1L411 is Select~3544
--operation mode is normal

A1L411 = A1L76 # A1L4 & (!E3_cs_buffer[4]) # !A1L4 & !addr[4];


--A1L19 is Select~3519
--operation mode is normal