top_ngdbuild.nav

来自「通过UART从PC主机读取图片数据」· NAV 代码 · 共 3 行

<?xml version='1.0' encoding='utf-8' ?>
<da_list><da><ds><vendor>UNKNOWN</vendor></ds><le leid="1"><type>net</type><name>top/u0_rxdin</name></le><msg type="WARNING"><num>477</num><ltext>clock net </ltext><ltext lref="1">'u0_rxdin'</ltext><ltext> has non-clock connections. These problematic connections include: pin i1 on block u0__n0010&lt;2&gt;7_g with type LUT4, pin i3 on block u0__n0010&lt;0&gt;_sw0 with type LUT4, pin i1 on block u0_ker46031 with type LUT3, pin i0 on block u0_ker45871 with type LUT3, pin i2 on block u0_ker4573 with type LUT4, pin i3 on block u0__n0010&lt;1&gt;14 with type LUT4, pin I1 on block u0__n00160 with type LUT4_L, pin I1 on block u0__n00150 with type LUT4_L, pin I1 on block u0__n0019_sw0 with type LUT4_L, pin I1 on block u0__n00180 with type LUT4_L, pin I1 on block u0_ker44941 with type LUT4_D, pin I1 on block u0__n00140 with type LUT4_L, pin I1 on block u0__n00120 with type LUT4_L</ltext></msg></da><da><ds><vendor>UNKNOWN</vendor></ds><le leid="2"><type>net</type><name>top/u0_rxdin</name></le><msg type="WARNING"><num>478</num><ltext>clock net </ltext><ltext lref="2">'u0_rxdin'</ltext><ltext> drives no clock pins</ltext></msg></da></da_list>