📄 cnt1000.rpt
字号:
_LC3_B15 = LCELL( _EQ065);
_EQ065 = !_LC1_B8 & _LC2_B15 & q100029
# _LC1_B8 & _LC2_B15 & !q100029;
-- Node name is ':483'
-- Equation name is '_LC5_B8', type is buried
_LC5_B8 = LCELL( _EQ066);
_EQ066 = _LC2_B15 & !q100027 & q100028
# _LC2_B15 & !_LC3_B8 & q100028
# _LC2_B15 & _LC3_B8 & q100027 & !q100028;
-- Node name is ':492'
-- Equation name is '_LC8_B8', type is buried
_LC8_B8 = LCELL( _EQ067);
_EQ067 = _LC2_B15 & !_LC3_B8 & q100027
# _LC2_B15 & _LC3_B8 & !q100027;
-- Node name is ':501'
-- Equation name is '_LC7_B8', type is buried
_LC7_B8 = LCELL( _EQ068);
_EQ068 = !_LC2_B12 & _LC2_B15 & q100026
# _LC2_B12 & _LC2_B15 & !q100026;
-- Node name is ':510'
-- Equation name is '_LC7_B12', type is buried
_LC7_B12 = LCELL( _EQ069);
_EQ069 = _LC2_B15 & !q100024 & q100025
# _LC2_B15 & !_LC5_B12 & q100025
# _LC2_B15 & _LC5_B12 & q100024 & !q100025;
-- Node name is ':519'
-- Equation name is '_LC4_B12', type is buried
_LC4_B12 = LCELL( _EQ070);
_EQ070 = _LC2_B15 & !q100023 & q100024
# _LC2_B15 & !_LC2_B18 & q100024
# _LC2_B15 & _LC2_B18 & q100023 & !q100024;
-- Node name is ':528'
-- Equation name is '_LC8_B12', type is buried
_LC8_B12 = LCELL( _EQ071);
_EQ071 = _LC2_B15 & !_LC2_B18 & q100023
# _LC2_B15 & _LC2_B18 & !q100023;
-- Node name is ':537'
-- Equation name is '_LC7_B18', type is buried
_LC7_B18 = LCELL( _EQ072);
_EQ072 = _LC2_B15 & !q100021 & q100022
# _LC2_B15 & !_LC6_B18 & q100022
# _LC2_B15 & _LC6_B18 & q100021 & !q100022;
-- Node name is ':546'
-- Equation name is '_LC4_B18', type is buried
_LC4_B18 = LCELL( _EQ073);
_EQ073 = _LC2_B15 & !q100020 & q100021
# _LC2_B15 & !_LC8_B17 & q100021
# _LC2_B15 & _LC8_B17 & q100020 & !q100021;
-- Node name is ':555'
-- Equation name is '_LC7_B19', type is buried
_LC7_B19 = LCELL( _EQ074);
_EQ074 = _LC2_B15 & !_LC8_B17 & q100020
# _LC2_B15 & _LC8_B17 & !q100020;
-- Node name is ':564'
-- Equation name is '_LC6_B17', type is buried
_LC6_B17 = LCELL( _EQ075);
_EQ075 = _LC2_B15 & !q100018 & q100019
# _LC2_B15 & !_LC2_B19 & q100019
# _LC2_B15 & _LC2_B19 & q100018 & !q100019;
-- Node name is ':573'
-- Equation name is '_LC3_B17', type is buried
_LC3_B17 = LCELL( _EQ076);
_EQ076 = _LC2_B15 & !q100017 & q100018
# !_LC1_B22 & _LC2_B15 & q100018
# _LC1_B22 & _LC2_B15 & q100017 & !q100018;
-- Node name is ':582'
-- Equation name is '_LC5_B19', type is buried
_LC5_B19 = LCELL( _EQ077);
_EQ077 = !_LC1_B22 & _LC2_B15 & q100017
# _LC1_B22 & _LC2_B15 & !q100017;
-- Node name is ':591'
-- Equation name is '_LC2_B22', type is buried
_LC2_B22 = LCELL( _EQ078);
_EQ078 = _LC2_B15 & !q100015 & q100016
# _LC2_B15 & !_LC4_B22 & q100016
# _LC2_B15 & _LC4_B22 & q100015 & !q100016;
-- Node name is ':600'
-- Equation name is '_LC7_B22', type is buried
_LC7_B22 = LCELL( _EQ079);
_EQ079 = _LC2_B15 & !_LC4_B22 & q100015
# _LC2_B15 & _LC4_B22 & !q100015;
-- Node name is ':609'
-- Equation name is '_LC5_B22', type is buried
_LC5_B22 = LCELL( _EQ080);
_EQ080 = _LC2_B15 & !q100013 & q100014
# _LC2_B15 & !_LC8_B9 & q100014
# _LC2_B15 & _LC8_B9 & q100013 & !q100014;
-- Node name is ':618'
-- Equation name is '_LC6_B19', type is buried
_LC6_B19 = LCELL( _EQ081);
_EQ081 = _LC2_B15 & !_LC8_B9 & q100013
# _LC2_B15 & _LC8_B9 & !q100013;
-- Node name is ':627'
-- Equation name is '_LC5_B9', type is buried
_LC5_B9 = LCELL( _EQ082);
_EQ082 = _LC2_B15 & !q100011 & q100012
# _LC2_B15 & !_LC3_B9 & q100012
# _LC2_B15 & _LC3_B9 & q100011 & !q100012;
-- Node name is ':636'
-- Equation name is '_LC7_B9', type is buried
_LC7_B9 = LCELL( _EQ083);
_EQ083 = _LC2_B15 & !q100010 & q100011
# _LC2_B15 & !_LC3_B3 & q100011
# _LC2_B15 & _LC3_B3 & q100010 & !q100011;
-- Node name is ':645'
-- Equation name is '_LC6_B9', type is buried
_LC6_B9 = LCELL( _EQ084);
_EQ084 = _LC2_B15 & !_LC3_B3 & q100010
# _LC2_B15 & _LC3_B3 & !q100010;
-- Node name is '~654~1'
-- Equation name is '~654~1', location is LC2_B15, type is buried.
-- synthesized logic cell
_LC2_B15 = LCELL( _EQ085);
_EQ085 = en & _LC1_B11
# en & _LC1_B18;
-- Node name is ':654'
-- Equation name is '_LC4_B3', type is buried
_LC4_B3 = LCELL( _EQ086);
_EQ086 = _LC2_B15 & !q10008 & q10009
# !_LC2_B3 & _LC2_B15 & q10009
# _LC2_B3 & _LC2_B15 & q10008 & !q10009;
-- Node name is ':663'
-- Equation name is '_LC8_B3', type is buried
_LC8_B3 = LCELL( _EQ087);
_EQ087 = _LC2_B15 & !q10007 & q10008
# _LC2_B15 & !_LC6_B5 & q10008
# _LC2_B15 & _LC6_B5 & q10007 & !q10008;
-- Node name is ':672'
-- Equation name is '_LC6_B3', type is buried
_LC6_B3 = LCELL( _EQ088);
_EQ088 = _LC2_B15 & !_LC6_B5 & q10007
# _LC2_B15 & _LC6_B5 & !q10007;
-- Node name is ':681'
-- Equation name is '_LC7_B5', type is buried
_LC7_B5 = LCELL( _EQ089);
_EQ089 = _LC2_B15 & !q10005 & q10006
# !_LC2_B5 & _LC2_B15 & q10006
# _LC2_B5 & _LC2_B15 & q10005 & !q10006;
-- Node name is ':690'
-- Equation name is '_LC5_B5', type is buried
_LC5_B5 = LCELL( _EQ090);
_EQ090 = !_LC2_B5 & _LC2_B15 & q10005
# _LC2_B5 & _LC2_B15 & !q10005;
-- Node name is ':699'
-- Equation name is '_LC3_B5', type is buried
_LC3_B5 = LCELL( _EQ091);
_EQ091 = _LC2_B15 & !q10003 & q10004
# _LC2_B15 & !_LC7_B10 & q10004
# _LC2_B15 & _LC7_B10 & q10003 & !q10004;
-- Node name is ':708'
-- Equation name is '_LC8_B10', type is buried
_LC8_B10 = LCELL( _EQ092);
_EQ092 = _LC2_B15 & !_LC7_B10 & q10003
# _LC2_B15 & _LC7_B10 & !q10003;
-- Node name is ':717'
-- Equation name is '_LC4_B10', type is buried
_LC4_B10 = LCELL( _EQ093);
_EQ093 = _LC2_B15 & !q10001 & q10002
# _LC2_B15 & !q10000 & q10002
# _LC2_B15 & q10000 & q10001 & !q10002;
-- Node name is ':726'
-- Equation name is '_LC3_B10', type is buried
_LC3_B10 = LCELL( _EQ094);
_EQ094 = _LC2_B15 & !q10000 & q10001
# _LC2_B15 & q10000 & !q10001;
-- Node name is ':855'
-- Equation name is '_LC6_B15', type is buried
_LC6_B15 = LCELL( _EQ095);
_EQ095 = ca & en;
Project Information f:\study\vhdl\clock\cnt1000.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:01
Partitioner 00:00:00
Fitter 00:00:03
Timing SNF Extractor 00:00:00
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:04
Memory Allocated
-----------------
Peak memory allocated during compilation = 18,374K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -