testctl.map.eqn

基于VHDL语言的频率计具有高速计频

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--div2clk is div2clk
div2clk_reg_input = VCC;
div2clk = TFFE(div2clk_reg_input, GLOBAL(clk), , , );


--A1L6 is process1~2
A1L6_p1_out = !div2clk & !GLOBAL(clk);
A1L6_or_out = A1L6_p1_out;
A1L6 = A1L6_or_out;


--A1L4 is div2clk~13
A1L4_or_out = !div2clk;
A1L4 = A1L4_or_out;


--clk is clk
--operation mode is input

clk = INPUT();


--tsten is tsten
--operation mode is output

tsten = OUTPUT(div2clk);


--clr_cnt is clr_cnt
--operation mode is output

clr_cnt = OUTPUT(A1L6);


--load is load
--operation mode is output

load = OUTPUT(A1L4);