s10.vhd

来自「dds信号发生器」· VHDL 代码 · 共 8 行

entity s10 is
port(s:out bit_vector(3 downto 0));
end;
architecture one of s10 is
begin 
s<="1010";
end;