readme.txt

这是一个曼彻斯特编解码的VHDL源代码

********************************************************************************************************************************************
Readme File for Manchester Encoder -  Decoder Customer Pack

Created: 4/13/00  

********************************************************************************************************************************************
********************************************************************************************************************************************
DISCLAIMER
********************************************************************************************************************************************

THIS DESIGN IS PROVIDED TO YOU "AS IS". XILINX MAKES AND YOU RECEIVE NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED,  STATUTORY OR OTHERWISE, AND XILINX SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. This design has not been verified on hardware (as opposed to simulations), and it should be used only as an example design, not as a fully functional core. XILINX does not warrant the performance, functionality, or operation of this Design will meet your requirements, or that the operation of the Design will be uninterrupted or error free, or that defects in the Design will be corrected. Furthermore, XILINX does not warrant or make any representations regarding use or the results of the use of the Design in terms of correctness, accuracy, reliability or otherwise. 

********************************************************************************************************************************************
File Contents
********************************************************************************************************************************************
This zip file contains the following folders:

		\vhdl_source		-- Source VHDL files:
					med.vhd 	- top level file
					me.vhd		- encoder portion 
					md.vhd		- decoder portion
					
	
		\vhdl_testfixture		-- VHDL Testbench files. This files only include the testbench behavior, they
				  	 do not instantiate the DUT. This can easily be done in a top-level VHDL 
				   	 file or a schematic. This folder contains the following files:

					md_tf.vhd		-- Test fixture for md.vhd.

					me_tf.vhd		-- Test fixture for me.vhd.
	
This design is targeted to the XCR3064XL-7VQ100C CoolRunner CPLD. This is a 3V, 64 macrocell device in a 100 VQFP package. The fitter was allowed to pick the pin-out for the device. 


Please also note that this design has been verified through simulations, but not on actual hardware.

********************************************************************************************************************************************
Technical Support
********************************************************************************************************************************************
Technical support for this design and any other CoolRunner CPLD issues can be obtained as follows:

North American Support
(Mon,Tues,Wed,Fri 6:30am-5pm  
  Thr 6:30am - 4:00pm Pacific Standard Time)
Hotline: [phone] 
or [phone] 
Fax: [phone] 
Email: [e-mail] 
 
United Kingdom Support
(Mon,Tues,Wed,Thr 9:00am-12:00pm, 1:00-5:30pm
  Fri 9:00am-12:00pm, 1:00-3:30pm)    
Hotline: [phone]
Fax: [phone] 
Email : [e-mail] 
 
France Support
(Mon,Tues,Wed,Thr,Fri 9:30am-12:30pm, 2:00-5:30pm)
Hotline: [phone] 
Fax: [phone]
Email : [e-mail] 
 
Germany Support
(Mon,Tues,Wed,Thr 8:00am-12:00pm, 1:00-5:00pm, 
   Fri  8:00am-12:00pm, 1:00pm-3:00pm)
Hotline: [phone] 
Fax: [phone] 
Email : [e-mail] 
 
Japan Support
(Mon,Tues,Thu,Fri  9:00am -5:00pm ()
 Wed    9:00am -4:00pm)
Hotline: [phone]
Fax:: [phone]
Email: [e-mail]