_primary.vhd

Xilinx的modelsim 仿真库！里面有许多库函数

library verilog;
use verilog.vl_types.all;
entity vcc is
    generic(
        cds_action      : string  := "ignore"
    );
    port(
        p               : out    vl_logic
    );
end vcc;