readme_sum_of_products_verilog.txt

来自「本人正在学习vhdl语言」· 文本 代码 · 共 50 行

README file: Virtex-II Platform FPGA Handbook
=============================================

Date: March, 2001

Verilog code examples are provided to illustrate the Chapter 2 - Design Considerations - of 
the Virtex-II Platform FPFA Handbook.

- Verilog Templates:
Verilog templates are available as examples to instantiate primitives. 

- Verilog Submodules:
Verilog submodules are low level Verilog code instantiating some primitives. 
These submodules can be instantiated in a design and must be synthesized with the design.

The templates and submodules can be found in the following directories corresponding to 
each section of the Chapter 2: Design Considerations (Virtex-II Platform FPGA HandBook)

Directory:
------------

- sum_of_products: "Designing Sum of Products"

Submodules (code example):
 SOP_SUBM.v
 AND_LOGIC.v
 and_chain.v
 

Who to Contact if you have questions?

http://support.xilinx.com/

North American Support
Hotline: [phone] 
or [phone] 
Fax: [phone] 
Email: [e-mail] 
 
United Kingdom Support
Hotline: [phone]
Fax: [phone] 
Email : [e-mail] 
 
Japan Support
Hotline: Local Distributor
Fax: Local Distributor
Email: [e-mail]