📄 wsm320.rpt
字号:
Project Information f:\作业\ic\washmachine\wsm320.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 03/24/2005 22:11:31
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
wsm320 EPF10K10LC84-4 9 16 0 0 0 % 112 19 %
User Pins: 9 16 0
Project Information f:\作业\ic\washmachine\wsm320.rpt
** PIN/LOCATION/CHIP ASSIGNMENTS **
Actual
User Assignments
Assignments (if different) Node Name
wsm320@3 hz1
wsm320@6 hz1k
wsm320@17 key1
wsm320@16 key2
wsm320@11 key3
wsm320@10 key4
wsm320@9 key5
wsm320@81 l1
wsm320@80 l2
wsm320@79 l3
wsm320@65 Modu0
wsm320@66 Modu1
wsm320@67 Modu2
wsm320@69 Modu3
wsm320@18 rst
wsm320@83 sound
wsm320@19 start
wsm320@25 TimeH0
wsm320@27 TimeH1
wsm320@28 TimeH2
wsm320@29 TimeH3
wsm320@21 TimeL0
wsm320@22 TimeL1
wsm320@23 TimeL2
wsm320@24 TimeL3
Project Information f:\作业\ic\washmachine\wsm320.rpt
** FILE HIERARCHY **
|lpm_add_sub:1033|
|lpm_add_sub:1033|addcore:adder|
|lpm_add_sub:1033|altshift:result_ext_latency_ffs|
|lpm_add_sub:1033|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1033|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1034|
|lpm_add_sub:1034|addcore:adder|
|lpm_add_sub:1034|altshift:result_ext_latency_ffs|
|lpm_add_sub:1034|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1034|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1035|
|lpm_add_sub:1035|addcore:adder|
|lpm_add_sub:1035|altshift:result_ext_latency_ffs|
|lpm_add_sub:1035|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1035|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1036|
|lpm_add_sub:1036|addcore:adder|
|lpm_add_sub:1036|altshift:result_ext_latency_ffs|
|lpm_add_sub:1036|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1036|altshift:oflow_ext_latency_ffs|
Device-Specific Information: f:\作业\ic\washmachine\wsm320.rpt
wsm320
***** Logic for device 'wsm320' compiled without errors.
Device: EPF10K10LC84-4
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R R O
E E E E N
S S S V G G G G S F
E E E C N N N s N E _ ^
k k k R R h R C D D D o D R # D n
e e e V V z V I h I I I u I V T O C
y y y E E 1 E N z N N N n N l l l E C N E
3 4 5 D D k D T 1 T T T d T 1 2 3 D K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | RESERVED
^nCE | 14 72 | RESERVED
#TDI | 15 71 | RESERVED
key2 | 16 70 | RESERVED
key1 | 17 69 | Modu3
rst | 18 68 | GNDINT
start | 19 67 | Modu2
VCCINT | 20 66 | Modu1
TimeL0 | 21 65 | Modu0
TimeL1 | 22 EPF10K10LC84-4 64 | RESERVED
TimeL2 | 23 63 | VCCINT
TimeL3 | 24 62 | RESERVED
TimeH0 | 25 61 | RESERVED
GNDINT | 26 60 | RESERVED
TimeH1 | 27 59 | RESERVED
TimeH2 | 28 58 | RESERVED
TimeH3 | 29 57 | #TMS
RESERVED | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ R R R R R V G G G G V G R R R R R R R
C n E E E E E C N N N N C N E E E E E E E
C C S S S S S C D D D D C D S S S S S S S
I O E E E E E I I I I I I I E E E E E E E
N N R R R R R N N N N N N N R R R R R R R
T F V V V V V T T T T T T T V V V V V V V
I E E E E E E E E E E E E
G D D D D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: f:\作业\ic\washmachine\wsm320.rpt
wsm320
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A1 8/ 8(100%) 3/ 8( 37%) 3/ 8( 37%) 1/2 1/2 13/22( 59%)
A8 7/ 8( 87%) 3/ 8( 37%) 4/ 8( 50%) 1/2 0/2 6/22( 27%)
A12 5/ 8( 62%) 3/ 8( 37%) 5/ 8( 62%) 0/2 0/2 4/22( 18%)
A13 8/ 8(100%) 3/ 8( 37%) 5/ 8( 62%) 1/2 1/2 12/22( 54%)
A14 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 0/2 0/2 4/22( 18%)
A15 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 0/2 0/2 16/22( 72%)
A16 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 0/2 7/22( 31%)
A17 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 1/2 0/2 8/22( 36%)
A18 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 13/22( 59%)
A19 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 3/22( 13%)
A20 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
A21 8/ 8(100%) 0/ 8( 0%) 6/ 8( 75%) 1/2 0/2 5/22( 22%)
A22 1/ 8( 12%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 3/22( 13%)
A24 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 0/2 0/2 8/22( 36%)
B5 8/ 8(100%) 3/ 8( 37%) 2/ 8( 25%) 1/2 0/2 8/22( 36%)
B8 8/ 8(100%) 1/ 8( 12%) 4/ 8( 50%) 1/2 0/2 8/22( 36%)
B9 8/ 8(100%) 1/ 8( 12%) 4/ 8( 50%) 1/2 0/2 9/22( 40%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 0/6 ( 0%)
Total I/O pins used: 25/53 ( 47%)
Total logic cells used: 112/576 ( 19%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.40/4 ( 85%)
Total fan-in: 381/2304 ( 16%)
Total input pins required: 9
Total input I/O cell registers required: 0
Total output pins required: 16
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 112
Total flipflops required: 24
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 33/ 576 ( 5%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 8 0 0 0 0 0 0 7 0 0 0 5 0 8 8 8 8 8 8 2 1 8 1 0 8 88/0
B: 0 0 0 0 8 0 0 8 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
Total: 8 0 0 0 8 0 0 15 8 0 0 5 0 8 8 8 8 8 8 2 1 8 1 0 8 112/0
Device-Specific Information: f:\作业\ic\washmachine\wsm320.rpt
wsm320
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
3 - - - 12 INPUT 0 0 0 20 hz1
6 - - - 04 INPUT 0 0 0 4 hz1k
17 - - A -- INPUT 0 0 0 3 key1
16 - - A -- INPUT 0 0 0 3 key2
11 - - - 01 INPUT 0 0 0 3 key3
10 - - - 01 INPUT 0 0 0 4 key4
9 - - - 02 INPUT 0 0 0 4 key5
18 - - A -- INPUT 0 0 0 4 rst
19 - - A -- INPUT 0 0 0 1 start
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: f:\作业\ic\washmachine\wsm320.rpt
wsm320
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
81 - - - 22 OUTPUT 0 1 0 0 l1
80 - - - 23 OUTPUT 0 1 0 0 l2
79 - - - 24 OUTPUT 0 1 0 0 l3
65 - - B -- OUTPUT 0 1 0 0 Modu0
66 - - B -- OUTPUT 0 1 0 0 Modu1
67 - - B -- OUTPUT 0 1 0 0 Modu2
69 - - A -- OUTPUT 0 1 0 0 Modu3
83 - - - 13 OUTPUT 0 1 0 0 sound
25 - - B -- OUTPUT 0 1 0 0 TimeH0
27 - - C -- OUTPUT 0 1 0 0 TimeH1
28 - - C -- OUTPUT 0 1 0 0 TimeH2
29 - - C -- OUTPUT 0 1 0 0 TimeH3
21 - - B -- OUTPUT 0 1 0 0 TimeL0
22 - - B -- OUTPUT 0 1 0 0 TimeL1
23 - - B -- OUTPUT 0 1 0 0 TimeL2
24 - - B -- OUTPUT 0 1 0 0 TimeL3
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: f:\作业\ic\washmachine\wsm320.rpt
wsm320
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- 2 - A 17 OR2 ! 0 2 0 3 |lpm_add_sub:1033|addcore:adder|:55
- 6 - A 21 AND2 0 2 0 3 |lpm_add_sub:1034|addcore:adder|:55
- 7 - A 16 AND2 0 2 0 1 |lpm_add_sub:1034|addcore:adder|:59
- 3 - B 09 OR2 0 3 0 1 |lpm_add_sub:1035|addcore:adder|:68
- 8 - B 09 OR2 0 4 0 1 |lpm_add_sub:1035|addcore:adder|:69
- 2 - B 05 OR2 0 3 0 2 |lpm_add_sub:1036|addcore:adder|pcarry2
- 2 - A 14 AND2 s ! 0 3 0 3 ~26~1
- 2 - A 19 OR2 ! 0 2 0 6 :26
- 4 - A 08 AND2 2 1 0 1 :88
- 3 - A 08 OR2 2 1 0 1 :89
- 5 - A 08 AND2 s 3 0 0 2 ~103~1
- 7 - A 08 DFFE 3 1 1 5 :110
- 1 - A 08 DFFE 3 1 1 5 :111
- 2 - A 08 DFFE 4 1 1 6 :112
- 8 - A 08 DFFE 4 1 1 6 :113
- 2 - A 12 OR2 ! 0 4 0 6 :114
- 3 - A 12 AND2 0 4 0 3 :122
- 5 - A 12 AND2 0 4 0 3 :131
- 4 - A 12 OR2 ! 0 4 0 7 :140
- 1 - A 12 OR2 ! 0 4 0 7 :150
- 1 - A 18 OR2 0 3 0 1 :173
- 2 - A 01 OR2 0 4 0 1 :183
- 3 - A 13 OR2 0 3 0 1 :190
- 2 - A 13 AND2 s 1 1 0 4 ~211~1
- 6 - A 13 AND2 s 0 2 0 2 ~211~2
- 5 - A 18 OR2 0 4 0 1 :211
- 3 - A 01 OR2 0 4 0 1 :214
- 4 - A 15 AND2 0 4 0 3 :215
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -