⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 send.rpt

📁 本程序是用VHDL语言实现异步通信控制器
💻 RPT
📖 第 1 页 / 共 3 页
字号:
8    -> * * * | - * * * | <-- reset
43   -> - - - | - - - - | <-- TXC
9    -> * * * | - * * * | <-- WR
LC34 -> * * - | - * * * | <-- clk
LC35 -> - * * | - * * * | <-- count13
LC36 -> - * * | - * * * | <-- count12
LC37 -> - * * | - * * * | <-- count11
LC49 -> - * * | - * - * | <-- temp5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  d:\zong\send.rpt
send

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC46 D_OUT
        | +----------------------------- LC39 |LPM_ADD_SUB:381|addcore:adder|addcore:adder0|result_node1
        | | +--------------------------- LC33 TBE_out
        | | | +------------------------- LC38 count24
        | | | | +----------------------- LC40 count23
        | | | | | +--------------------- LC43 count22
        | | | | | | +------------------- LC41 count21
        | | | | | | | +----------------- LC42 count20
        | | | | | | | | +--------------- LC34 clk
        | | | | | | | | | +------------- LC35 count13
        | | | | | | | | | | +----------- LC36 count12
        | | | | | | | | | | | +--------- LC37 count11
        | | | | | | | | | | | | +------- LC45 temp8
        | | | | | | | | | | | | | +----- LC48 temp7
        | | | | | | | | | | | | | | +--- LC47 ~1203~1
        | | | | | | | | | | | | | | | +- LC44 ~1209~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC39 -> - - - - - - - - - - - * - - - - | - - * - | <-- |LPM_ADD_SUB:381|addcore:adder|addcore:adder0|result_node1
LC33 -> - - * - - - - - - - - - - - - - | - - * - | <-- TBE_out
LC38 -> - - - * - * * * * - - - - - - - | - - * - | <-- count24
LC40 -> - - - * * * * * * - - - - - - - | - - * - | <-- count23
LC43 -> - - - * * * * * * - - - - - - - | - - * - | <-- count22
LC41 -> - - - * * * * * * - - - - - - - | - - * - | <-- count21
LC42 -> - - - * * * * * * - - - - - - - | - - * - | <-- count20
LC34 -> * - * - - - - - * * * * * * - - | - * * * | <-- clk
LC35 -> * - * - - - - - - * - * * * * * | - * * * | <-- count13
LC36 -> * - * - - - - - - * * * * * * * | - * * * | <-- count12
LC37 -> * * * - - - - - - * * * * * * * | - * * * | <-- count11
LC45 -> * - - - - - - - - - - - * - * - | - - * - | <-- temp8
LC48 -> - - - - - - - - - - - - * * * * | - - * - | <-- temp7
LC47 -> - - - - - - - - - - - - * - - - | - - * - | <-- ~1203~1
LC44 -> - - - - - - - - - - - - - * - - | - - * - | <-- ~1209~1

Pin
12   -> * - * * * * * * * * * * * * * * | - * * * | <-- A0
7    -> * - * * * * * * * * * * * * * * | - * * * | <-- CS
18   -> - - - - - - - - - - - - * - - - | - - * - | <-- d_in0
19   -> - - - - - - - - - - - - - * - - | - - * - | <-- d_in1
11   -> * - * * * * * * * * * * * * * * | - * * * | <-- RD
8    -> * - * * * * * * * * * * * * * * | - * * * | <-- reset
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- TXC
9    -> * - * * * * * * * * * * * * * * | - * * * | <-- WR
LC62 -> - - - - - - - - - * - - - - - - | - - * - | <-- |LPM_ADD_SUB:381|addcore:adder|addcore:adder0|result_node3
LC21 -> * * * - - - - - - * * * * * * * | - * * * | <-- count10
LC22 -> - - - - - - - - - - - - - * - * | - * * - | <-- temp6


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  d:\zong\send.rpt
send

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC62 |LPM_ADD_SUB:381|addcore:adder|addcore:adder0|result_node3
        | +----------------------------- LC49 temp5
        | | +--------------------------- LC51 temp4
        | | | +------------------------- LC54 temp3
        | | | | +----------------------- LC63 temp2
        | | | | | +--------------------- LC64 temp1
        | | | | | | +------------------- LC61 temp0
        | | | | | | | +----------------- LC52 ~1221~1
        | | | | | | | | +--------------- LC53 ~1227~1
        | | | | | | | | | +------------- LC55 ~1227~2
        | | | | | | | | | | +----------- LC56 ~1233~1
        | | | | | | | | | | | +--------- LC57 ~1233~2
        | | | | | | | | | | | | +------- LC58 ~1239~1
        | | | | | | | | | | | | | +----- LC59 ~1239~2
        | | | | | | | | | | | | | | +--- LC60 ~1245~1
        | | | | | | | | | | | | | | | +- LC50 ~1245~2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC49 -> - * - - - - - * - - - - - - - - | - * - * | <-- temp5
LC51 -> - * - - - - - * * * - - - - - - | - - - * | <-- temp4
LC54 -> - - * - - - - - * - * * - - - - | - - - * | <-- temp3
LC63 -> - - - * - - - - - - * - * * - - | - - - * | <-- temp2
LC64 -> - - - - * - - - - - - - * - * * | - - - * | <-- temp1
LC61 -> - - - - - * * - - - - - - - * - | - - - * | <-- temp0
LC52 -> - * - - - - - - - - - - - - - - | - - - * | <-- ~1221~1
LC53 -> - - * - - - - - - - - - - - - - | - - - * | <-- ~1227~1
LC55 -> - - * - - - - - - - - - - - - - | - - - * | <-- ~1227~2
LC56 -> - - - * - - - - - - - - - - - - | - - - * | <-- ~1233~1
LC57 -> - - - * - - - - - - - - - - - - | - - - * | <-- ~1233~2
LC58 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~1239~1
LC59 -> - - - - * - - - - - - - - - - - | - - - * | <-- ~1239~2
LC60 -> - - - - - * - - - - - - - - - - | - - - * | <-- ~1245~1
LC50 -> - - - - - * - - - - - - - - - - | - - - * | <-- ~1245~2

Pin
12   -> - * * * * * * * * * * * * * * * | - * * * | <-- A0
7    -> - * * * * * * * * * * * * * * * | - * * * | <-- CS
5    -> - * - - - - - - - - - - - - - - | - - - * | <-- d_in3
6    -> - - * - - - - - - - - - - - - - | - - - * | <-- d_in4
17   -> - - - * - - - - - - - - - - - - | - - - * | <-- d_in5
21   -> - - - - * - - - - - - - - - - - | - - - * | <-- d_in6
20   -> - - - - - * - - - - - - - - - - | - - - * | <-- d_in7
11   -> - * * * * * * * * * * * * * * * | - * * * | <-- RD
8    -> - * * * * * * * * * * * * * * * | - * * * | <-- reset
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- TXC
9    -> - * * * * * * * * - * - * - * - | - * * * | <-- WR
LC34 -> - * * * * * * - - - - - - - - - | - * * * | <-- clk
LC35 -> * * * * * * * * * - * - * - * - | - * * * | <-- count13
LC36 -> * * * * * * * * * - * - * - * - | - * * * | <-- count12
LC37 -> * * * * * * * * * - * - * - * - | - * * * | <-- count11
LC21 -> * * * * * * * * * - * - * - * - | - * * * | <-- count10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                                  d:\zong\send.rpt
send

** EQUATIONS **

A0       : INPUT;
CS       : INPUT;
d_in0    : INPUT;
d_in1    : INPUT;
d_in2    : INPUT;
d_in3    : INPUT;
d_in4    : INPUT;
d_in5    : INPUT;
d_in6    : INPUT;
d_in7    : INPUT;
RD       : INPUT;
reset    : INPUT;
TXC      : INPUT;
WR       : INPUT;

-- Node name is ':22' = 'clk' 
-- Equation name is 'clk', location is LC034, type is buried.
clk      = TFFE( _EQ001, GLOBAL( TXC),  VCC,  VCC,  VCC);
  _EQ001 = !A0 & !count20 &  count21 &  count22 & !count23 &  count24 & !CS & 
              RD &  reset & !WR;

-- Node name is ':26' = 'count10' 
-- Equation name is 'count10', location is LC021, type is buried.
count10  = TFFE( VCC,  clk, !_EQ002,  VCC,  VCC);
  _EQ002 =  _X001;
  _X001  = EXP(!A0 & !CS &  RD &  reset & !WR);

-- Node name is ':25' = 'count11' 
-- Equation name is 'count11', location is LC037, type is buried.
count11  = DFFE( _EQ003 $  _LC039,  clk, !_EQ004,  VCC,  VCC);
  _EQ003 =  count10 & !count11 & !count12 &  count13 &  _LC039;
  _EQ004 =  _X001;
  _X001  = EXP(!A0 & !CS &  RD &  reset & !WR);

-- Node name is ':24' = 'count12' 
-- Equation name is 'count12', location is LC036, type is buried.
count12  = TFFE( _EQ005,  clk, !_EQ006,  VCC,  VCC);
  _EQ005 =  count10 &  count11;
  _EQ006 =  _X001;
  _X001  = EXP(!A0 & !CS &  RD &  reset & !WR);

-- Node name is ':23' = 'count13' 
-- Equation name is 'count13', location is LC035, type is buried.
count13  = DFFE( _EQ007 $  _LC062,  clk, !_EQ008,  VCC,  VCC);
  _EQ007 =  count10 & !count11 & !count12 &  count13 &  _LC062;
  _EQ008 =  _X001;
  _X001  = EXP(!A0 & !CS &  RD &  reset & !WR);

-- Node name is ':21' = 'count20' 
-- Equation name is 'count20', location is LC042, type is buried.
count20  = TFFE( _EQ009, GLOBAL( TXC),  VCC,  VCC,  VCC);
  _EQ009 = !A0 & !count20 &  count23 & !CS &  RD &  reset & !WR
         # !A0 & !count20 & !count24 & !CS &  RD &  reset & !WR
         # !A0 & !count20 & !count22 & !CS &  RD &  reset & !WR
         # !A0 & !count20 & !count21 & !CS &  RD &  reset & !WR
         # !A0 &  count20 & !CS &  RD &  reset & !WR;

-- Node name is ':20' = 'count21' 
-- Equation name is 'count21', location is LC041, type is buried.
count21  = TFFE( _EQ010, GLOBAL( TXC),  VCC,  VCC,  VCC);
  _EQ010 = !A0 &  count21 &  count22 & !count23 &  count24 & !CS &  RD & 
              reset & !WR
         # !A0 &  count20 & !CS &  RD &  reset & !WR;

-- Node name is ':19' = 'count22' 
-- Equation name is 'count22', location is LC043, type is buried.
count22  = TFFE( _EQ011, GLOBAL( TXC),  VCC,  VCC,  VCC);
  _EQ011 = !A0 &  count21 &  count22 & !count23 &  count24 & !CS &  RD & 
              reset & !WR
         # !A0 &  count20 &  count21 & !CS &  RD &  reset & !WR;

-- Node name is ':18' = 'count23' 
-- Equation name is 'count23', location is LC040, type is buried.
count23  = TFFE( _EQ012, GLOBAL( TXC),  VCC,  VCC,  VCC);
  _EQ012 = !A0 &  count20 &  count21 &  count22 & !CS &  RD &  reset & !WR;

-- Node name is ':17' = 'count24' 
-- Equation name is 'count24', location is LC038, type is buried.
count24  = TFFE( _EQ013, GLOBAL( TXC),  VCC,  VCC,  VCC);
  _EQ013 = !A0 & !count20 &  count21 &  count22 & !count23 &  count24 & !CS & 
              RD &  reset & !WR
         # !A0 &  count20 &  count21 &  count22 &  count23 & !CS &  RD & 
              reset & !WR;

-- Node name is 'D_OUT' = 'temp9' 
-- Equation name is 'D_OUT', location is LC046, type is output.
 D_OUT   = DFFE( _EQ014 $  temp8,  clk,  VCC, !_EQ015,  VCC);
  _EQ014 =  count10 & !count11 & !count12 &  count13 & !temp8
         # !count10 & !count11 & !count12 & !count13 &  temp8;
  _EQ015 =  _X001;
  _X001  = EXP(!A0 & !CS &  RD &  reset & !WR);

-- Node name is 'TBE_out' = 'TBE' 
-- Equation name is 'TBE_out', location is LC033, type is output.
 TBE_out = TFFE( _EQ016,  clk,  VCC, !_EQ017,  VCC);
  _EQ016 =  count10 & !count11 & !count12 &  count13 & !TBE_out
         # !count10 & !count11 & !count12 & !count13 &  TBE_out;
  _EQ017 =  _X001;
  _X001  = EXP(!A0 & !CS &  RD &  reset & !WR);

-- Node name is ':36' = 'temp0' 
-- Equation name is 'temp0', location is LC061, type is buried.
temp0    = TFFE( _EQ018,  clk,  VCC,  VCC,  VCC);
  _EQ018 = !A0 & !count10 & !count11 & !count12 & !count13 & !CS &  RD & 
              reset & !temp0 & !WR;

-- Node name is ':35' = 'temp1' 
-- Equation name is 'temp1', location is LC064, type is buried.
temp1    = DFFE( _EQ019 $  _EQ020,  clk,  VCC,  VCC,  VCC);
  _EQ019 = !A0 & !count10 & !count11 & !count12 & !count13 & !CS & !d_in7 & 
             !_LC050 & !_LC060 &  RD &  reset & !WR
         # !A0 & !count10 &  count13 & !CS & !_LC050 & !_LC060 &  RD &  reset & 
             !temp0 & !WR
         # !A0 &  count10 & !count13 & !CS & !_LC050 & !_LC060 &  RD &  reset & 
             !temp0 & !WR;
  _EQ020 = !_LC050 & !_LC060;

-- Node name is ':34' = 'temp2' 
-- Equation name is 'temp2', location is LC063, type is buried.
temp2    = DFFE( _EQ021 $  _EQ022,  clk,  VCC,  VCC,  VCC);
  _EQ021 = !A0 & !count10 & !count11 & !count12 & !count13 & !CS & !d_in6 & 
             !_LC058 & !_LC059 &  RD &  reset & !WR
         # !A0 & !count10 &  count13 & !CS & !_LC058 & !_LC059 &  RD &  reset & 
             !temp1 & !WR
         # !A0 &  count10 & !count13 & !CS & !_LC058 & !_LC059 &  RD &  reset & 
             !temp1 & !WR;
  _EQ022 = !_LC058 & !_LC059;

-- Node name is ':33' = 'temp3' 
-- Equation name is 'temp3', location is LC054, type is buried.
temp3    = DFFE( _EQ023 $  _EQ024,  clk,  VCC,  VCC,  VCC);
  _EQ023 = !A0 & !count10 & !count11 & !count12 & !count13 & !CS & !d_in5 & 
             !_LC056 & !_LC057 &  RD &  reset & !WR
         # !A0 & !count10 &  count13 & !CS & !_LC056 & !_LC057 &  RD &  reset & 
             !temp2 & !WR
         # !A0 &  count10 & !count13 & !CS & !_LC056 & !_LC057 &  RD &  reset & 
             !temp2 & !WR;
  _EQ024 = !_LC056 & !_LC057;

-- Node name is ':32' = 'temp4' 
-- Equation name is 'temp4', location is LC051, type is buried.
temp4    = DFFE( _EQ025 $  _EQ026,  clk,  VCC,  VCC,  VCC);
  _EQ025 = !A0 & !count10 & !count11 & !count12 & !count13 & !CS & !d_in4 & 
             !_LC053 & !_LC055 &  RD &  reset & !WR
         # !A0 & !count10 &  count13 & !CS & !_LC053 & !_LC055 &  RD &  reset & 
             !temp3 & !WR
         # !A0 &  count10 & !count13 & !CS & !_LC053 & !_LC055 &  RD &  reset & 
             !temp3 & !WR;
  _EQ026 = !_LC053 & !_LC055;

-- Node name is ':31' = 'temp5' 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -