📄 chiptrip.rpt
字号:
Project Information d:\max2work\tutorial\chiptrip.rpt
MAX+plus II Compiler Report File
Version 10.0 9/06/2000
Compiled: 09/11/2000 13:43:57
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
chiptrip EPM7032LC44-6 6 13 0 21 18 65 %
User Pins: 6 13 0
Project Information d:\max2work\tutorial\chiptrip.rpt
** PROJECT COMPILATION MESSAGES **
Info: Design Doctor has given the project a clean bill of health based on the EPLD Rules set
Project Information d:\max2work\tutorial\chiptrip.rpt
** STATE MACHINE ASSIGNMENTS **
|auto_max:1|street_map: MACHINE
OF BITS (
|auto_max:1|q2,
|auto_max:1|q1,
|auto_max:1|q0
)
WITH STATES (
yc = B"000",
mpld = B"001",
epld = B"011",
gdf = B"010",
cnf = B"110",
rpt = B"101",
epm = B"111",
altera = B"100"
);
|speed_ch:2|speed: MACHINE
OF BITS (
|speed_ch:2|speed~2,
|speed_ch:2|speed~1
)
WITH STATES (
legal = B"00",
warning = B"10",
ticket = B"01"
);
Project Information d:\max2work\tutorial\chiptrip.rpt
** FILE HIERARCHY **
|auto_max:1|
|speed_ch:2|
|tick_cnt:10|
|tick_cnt:10|8count:8|
|tick_cnt:10|8count:8|p8count:sub|
|time_cnt:4|
Device-Specific Information: d:\max2work\tutorial\chiptrip.rpt
chiptrip
***** Logic for device 'chiptrip' compiled without errors.
Device: EPM7032LC44-6
Device Options:
Turbo Bit = ON
Security Bit = ON
t
i
r a c c t
d e c l k i
i s c V G G G o G e m
r e e C N N N c N t e
1 t l C D D D k D 1 6
-----------------------------------_
/ 6 5 4 3 2 1 44 43 42 41 40 |
dir0 | 7 39 | time5
enable | 8 38 | time4
at_altera | 9 37 | time3
GND | 10 36 | time2
RESERVED | 11 35 | VCC
RESERVED | 12 EPM7032LC44-6 34 | ticket0
RESERVED | 13 33 | time1
RESERVED | 14 32 | time0
VCC | 15 31 | time7
RESERVED | 16 30 | GND
RESERVED | 17 29 | RESERVED
|_ 18 19 20 21 22 23 24 25 26 27 28 _|
------------------------------------
R R R R G V R R R t t
E E E E N C E E E i i
S S S S D C S S S c c
E E E E E E E k k
R R R R R R R e e
V V V V V V V t t
E E E E E E E 2 3
D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
Device-Specific Information: d:\max2work\tutorial\chiptrip.rpt
chiptrip
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 5/16( 31%) 6/16( 37%) 10/16( 62%) 10/36( 27%)
B: LC17 - LC32 16/16(100%) 12/16( 75%) 15/16( 93%) 20/36( 55%)
Total dedicated input pins used: 1/4 ( 25%)
Total I/O pins used: 18/32 ( 56%)
Total logic cells used: 21/32 ( 65%)
Total shareable expanders used: 18/32 ( 56%)
Total Turbo logic cells used: 21/32 ( 65%)
Total shareable expanders not available (n/a): 7/32 ( 21%)
Average fan-in: 7.80
Total fan-in: 164
Total input pins required: 6
Total output pins required: 13
Total bidirectional pins required: 0
Total logic cells required: 21
Total flipflops required: 18
Total product terms required: 76
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 14
Synthesized logic cells: 2/ 32 ( 6%)
Device-Specific Information: d:\max2work\tutorial\chiptrip.rpt
chiptrip
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
4 (1) (A) INPUT 0 0 0 0 0 4 8 accel
43 - - INPUT G 0 0 0 0 0 0 0 clock
7 (4) (A) INPUT 0 0 0 0 0 4 8 dir0
6 (3) (A) INPUT 0 0 0 0 0 4 8 dir1
8 (5) (A) INPUT 0 0 0 0 0 8 0 enable
5 (2) (A) INPUT 0 0 0 0 0 0 5 reset
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: d:\max2work\tutorial\chiptrip.rpt
chiptrip
** OUTPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
9 6 A OUTPUT t 0 0 0 0 3 0 0 at_altera
34 23 B FF + t 0 0 0 3 4 3 0 ticket0 (|tick_cnt:10|8count:8|p8count:sub|:8)
41 17 B FF + t 0 0 0 3 5 2 0 ticket1 (|tick_cnt:10|8count:8|p8count:sub|:7)
27 29 B FF + t 0 0 0 3 6 1 0 ticket2 (|tick_cnt:10|8count:8|p8count:sub|:6)
28 28 B FF + t 0 0 0 3 7 0 0 ticket3 (|tick_cnt:10|8count:8|p8count:sub|:5)
32 25 B FF + t 0 0 0 1 0 7 0 time0
33 24 B FF + t 0 0 0 1 1 6 0 time1
36 22 B FF + t 0 0 0 1 2 5 0 time2
37 21 B FF + t 0 0 0 1 3 4 0 time3
38 20 B FF + t 0 0 0 1 4 3 0 time4
39 19 B FF + t 0 0 0 1 5 2 0 time5
40 18 B FF + t 0 0 0 1 6 1 0 time6
31 26 B FF + t 0 0 0 1 7 0 0 time7
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: d:\max2work\tutorial\chiptrip.rpt
chiptrip
** BURIED LOGIC **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
(25) 31 B DFFE + t 6 1 1 4 3 5 7 |auto_max:1|q0
(24) 32 B DFFE + t 6 3 1 4 3 5 8 |auto_max:1|q1
(29) 27 B SOFT s t 1 0 1 3 3 0 1 |auto_max:1|q2~1
(26) 30 B DFFE + t 3 1 1 4 4 5 8 |auto_max:1|q2
(21) 16 A DFFE + t 6 5 1 4 5 0 4 |speed_ch:2|speed~1
(7) 4 A SOFT s t 1 0 1 3 4 0 1 |speed_ch:2|speed~2~1
(17) 12 A TFFE + t 2 0 0 4 4 0 2 |speed_ch:2|speed~2
(12) 8 A DFFE + t 6 5 1 3 5 4 0 |speed_ch:2|:33
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: d:\max2work\tutorial\chiptrip.rpt
chiptrip
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'A':
Logic cells placed in LAB 'A'
+--------- LC6 at_altera
| +------- LC16 |speed_ch:2|speed~1
| | +----- LC4 |speed_ch:2|speed~2~1
| | | +--- LC12 |speed_ch:2|speed~2
| | | | +- LC8 |speed_ch:2|:33
| | | | |
| | | | | Other LABs fed by signals
| | | | | that feed LAB 'A'
LC | | | | | | A B | Logic cells that feed LAB 'A':
LC16 -> - * * * * | * - | <-- |speed_ch:2|speed~1
LC4 -> - - - * - | * - | <-- |speed_ch:2|speed~2~1
LC12 -> - * - * * | * - | <-- |speed_ch:2|speed~2
Pin
4 -> - * * * * | * * | <-- accel
43 -> - - - - - | - - | <-- clock
7 -> - * * * * | * * | <-- dir0
6 -> - * * * * | * * | <-- dir1
5 -> - * - * - | * * | <-- reset
LC31 -> * * * - * | * * | <-- |auto_max:1|q0
LC32 -> * * * * * | * * | <-- |auto_max:1|q1
LC30 -> * * * * * | * * | <-- |auto_max:1|q2
* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).
Device-Specific Information: d:\max2work\tutorial\chiptrip.rpt
chiptrip
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'B':
Logic cells placed in LAB 'B'
+------------------------------- LC31 |auto_max:1|q0
| +----------------------------- LC32 |auto_max:1|q1
| | +--------------------------- LC27 |auto_max:1|q2~1
| | | +------------------------- LC30 |auto_max:1|q2
| | | | +----------------------- LC23 ticket0
| | | | | +--------------------- LC17 ticket1
| | | | | | +------------------- LC29 ticket2
| | | | | | | +----------------- LC28 ticket3
| | | | | | | | +--------------- LC25 time0
| | | | | | | | | +------------- LC24 time1
| | | | | | | | | | +----------- LC22 time2
| | | | | | | | | | | +--------- LC21 time3
| | | | | | | | | | | | +------- LC20 time4
| | | | | | | | | | | | | +----- LC19 time5
| | | | | | | | | | | | | | +--- LC18 time6
| | | | | | | | | | | | | | | +- LC26 time7
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | Other LABs fed by signals
| | | | | | | | | | | | | | | | that feed LAB 'B'
LC | | | | | | | | | | | | | | | | | A B | Logic cells that feed LAB 'B':
LC31 -> * * * * * * * * - - - - - - - - | * * | <-- |auto_max:1|q0
LC32 -> * * * * * * * * - - - - - - - - | * * | <-- |auto_max:1|q1
LC27 -> - - - * - - - - - - - - - - - - | - * | <-- |auto_max:1|q2~1
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -