⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 food_machine.rpt

📁 这是一个自动售货机的vhdl源码
💻 RPT
📖 第 1 页 / 共 5 页
字号:

-- Node name is 'led_c' 
-- Equation name is 'led_c', type is output 
led_c    = !_LC2_C14;

-- Node name is 'led_c1' 
-- Equation name is 'led_c1', type is output 
led_c1   =  _LC3_D33;

-- Node name is 'led_c2' 
-- Equation name is 'led_c2', type is output 
led_c2   =  _LC8_E6;

-- Node name is 'led_d' 
-- Equation name is 'led_d', type is output 
led_d    =  _LC1_C13;

-- Node name is 'led_dham' 
-- Equation name is 'led_dham', type is output 
led_dham =  _LC7_D17;

-- Node name is 'led_dog' 
-- Equation name is 'led_dog', type is output 
led_dog  =  _LC4_D16;

-- Node name is 'led_d1' 
-- Equation name is 'led_d1', type is output 
led_d1   =  _LC4_D33;

-- Node name is 'led_d2' 
-- Equation name is 'led_d2', type is output 
led_d2   =  _LC2_E5;

-- Node name is 'led_e' 
-- Equation name is 'led_e', type is output 
led_e    =  _LC5_C11;

-- Node name is 'led_e1' 
-- Equation name is 'led_e1', type is output 
led_e1   =  _LC5_D25;

-- Node name is 'led_e2' 
-- Equation name is 'led_e2', type is output 
led_e2   =  _LC8_E8;

-- Node name is 'led_f' 
-- Equation name is 'led_f', type is output 
led_f    =  _LC2_C11;

-- Node name is 'led_f1' 
-- Equation name is 'led_f1', type is output 
led_f1   =  _LC6_D33;

-- Node name is 'led_f2' 
-- Equation name is 'led_f2', type is output 
led_f2   =  _LC3_E8;

-- Node name is 'led_g' 
-- Equation name is 'led_g', type is output 
led_g    =  _LC5_C9;

-- Node name is 'led_g1' 
-- Equation name is 'led_g1', type is output 
led_g1   =  _LC7_D33;

-- Node name is 'led_g2' 
-- Equation name is 'led_g2', type is output 
led_g2   =  _LC4_E10;

-- Node name is 'led_ham' 
-- Equation name is 'led_ham', type is output 
led_ham  =  _LC1_D16;

-- Node name is 'out1' 
-- Equation name is 'out1', type is output 
out1     =  _LC3_D13;

-- Node name is 'reject1' 
-- Equation name is 'reject1', type is output 
reject1  =  _LC8_D14;

-- Node name is 'reject2' 
-- Equation name is 'reject2', type is output 
reject2  =  _LC6_D13;

-- Node name is '|CODING:1|~140~1' 
-- Equation name is '_LC6_D17', type is buried 
-- synthesized logic cell 
_LC6_D17 = LCELL( _EQ001);
  _EQ001 = !_LC1_F23 &  _LC2_D1 & !_LC4_D7;

-- Node name is '|CONTROL:2|:34' = '|CONTROL:2|current_state' 
-- Equation name is '_LC5_D14', type is buried 
_LC5_D14 = DFFE( _EQ002,  cp,  VCC,  VCC,  VCC);
  _EQ002 =  _LC5_D14 & !start
         # !_LC5_D13;

-- Node name is '|CONTROL:2|LPM_ADD_SUB:536|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_D10', type is buried 
_LC6_D10 = LCELL( _EQ003);
  _EQ003 =  _LC1_F17 & !_LC2_D10
         #  _LC1_F6 &  _LC1_F17
         #  _LC1_F6 & !_LC2_D10
         #  _LC1_F17 & !_LC2_D9
         # !_LC2_D9 & !_LC2_D10;

-- Node name is '|CONTROL:2|LPM_ADD_SUB:536|addcore:adder|:79' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D10', type is buried 
_LC3_D10 = LCELL( _EQ004);
  _EQ004 = !_LC1_F6 &  _LC1_F17 &  _LC2_D9 &  _LC2_D10
         # !_LC1_F6 & !_LC1_F17 &  _LC2_D9 & !_LC2_D10
         #  _LC1_F6 &  _LC1_F17 & !_LC2_D10
         #  _LC1_F6 & !_LC1_F17 &  _LC2_D10
         #  _LC1_F17 & !_LC2_D9 & !_LC2_D10
         # !_LC1_F17 & !_LC2_D9 &  _LC2_D10;

-- Node name is '|CONTROL:2|LPM_ADD_SUB:536|addcore:adder|:80' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_D6', type is buried 
_LC4_D6  = LCELL( _EQ005);
  _EQ005 =  _LC1_F15 &  _LC3_D16 & !_LC6_D10
         # !_LC1_F15 & !_LC3_D16 & !_LC6_D10
         #  _LC1_F15 & !_LC3_D16 &  _LC6_D10
         # !_LC1_F15 &  _LC3_D16 &  _LC6_D10;

-- Node name is '|CONTROL:2|LPM_ADD_SUB:536|addcore:adder|:81' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D6', type is buried 
_LC3_D6  = LCELL( _EQ006);
  _EQ006 =  _LC1_D6 & !_LC1_F15 &  _LC3_D16
         #  _LC1_D6 & !_LC1_F15 & !_LC6_D10
         #  _LC1_D6 &  _LC3_D16 & !_LC6_D10
         # !_LC1_D6 &  _LC1_F15 &  _LC6_D10
         # !_LC1_D6 & !_LC3_D16 &  _LC6_D10
         # !_LC1_D6 &  _LC1_F15 & !_LC3_D16;

-- Node name is '|CONTROL:2|:41' = '|CONTROL:2|var0' 
-- Equation name is '_LC2_D9', type is buried 
_LC2_D9  = DFFE( _EQ007,  cp,  VCC,  VCC,  VCC);
  _EQ007 =  _LC1_D9 &  _LC3_D17
         #  _LC2_D9 &  _LC5_D13;

-- Node name is '|CONTROL:2|:40' = '|CONTROL:2|var1' 
-- Equation name is '_LC2_D10', type is buried 
_LC2_D10 = DFFE( _EQ008,  cp,  VCC,  VCC,  VCC);
  _EQ008 =  _LC2_D10 &  _LC5_D13;

-- Node name is '|CONTROL:2|:39' = '|CONTROL:2|var2' 
-- Equation name is '_LC3_D16', type is buried 
_LC3_D16 = DFFE( _EQ009,  cp,  VCC,  VCC,  VCC);
  _EQ009 =  _LC3_D17 &  _LC7_D16
         #  _LC3_D16 &  _LC5_D13;

-- Node name is '|CONTROL:2|:38' = '|CONTROL:2|var3' 
-- Equation name is '_LC2_D17', type is buried 
_LC2_D17 = DFFE( _EQ010,  cp,  VCC,  VCC,  VCC);
  _EQ010 =  _LC5_D17 &  _LC6_D17
         #  _LC2_D17 &  _LC5_D13;

-- Node name is '|CONTROL:2|~12~1' 
-- Equation name is '_LC5_D17', type is buried 
-- synthesized logic cell 
_LC5_D17 = LCELL( _EQ011);
  _EQ011 = !_LC5_D14 &  _LC8_D17;

-- Node name is '|CONTROL:2|~12~2' 
-- Equation name is '_LC3_D17', type is buried 
-- synthesized logic cell 
_LC3_D17 = LCELL( _EQ012);
  _EQ012 = !_LC2_D1 &  _LC5_D17;

-- Node name is '|CONTROL:2|:12' 
-- Equation name is '_LC8_D17', type is buried 
_LC8_D17 = DFFE( _EQ013,  cp,  VCC,  VCC,  VCC);
  _EQ013 = !_LC5_D14
         #  _LC1_D11;

-- Node name is '|CONTROL:2|:14' 
-- Equation name is '_LC2_D14', type is buried 
_LC2_D14 = DFFE( _EQ014,  cp,  VCC,  VCC,  VCC);
  _EQ014 =  _LC3_D14 &  _LC5_D14
         #  _LC2_D14 &  _LC4_D14;

-- Node name is '|CONTROL:2|:16' 
-- Equation name is '_LC1_D14', type is buried 
_LC1_D14 = DFFE( _EQ015,  cp,  VCC,  VCC,  VCC);
  _EQ015 = !_LC1_D11 &  _LC5_D14
         #  _LC1_D14 &  _LC4_D14;

-- Node name is '|CONTROL:2|~18~1' 
-- Equation name is '_LC6_F15', type is buried 
-- synthesized logic cell 
_LC6_F15 = LCELL( _EQ016);
  _EQ016 = !_LC1_F25 & !_LC8_F24;

-- Node name is '|CONTROL:2|~18~2' 
-- Equation name is '_LC4_F12', type is buried 
-- synthesized logic cell 
_LC4_F12 = LCELL( _EQ017);
  _EQ017 =  _LC1_F25 & !_LC2_F26;

-- Node name is '|CONTROL:2|:18' 
-- Equation name is '_LC4_D17', type is buried 
_LC4_D17 = DFFE( _EQ018,  cp,  VCC,  VCC,  VCC);
  _EQ018 =  _LC1_D11 &  _LC5_D14
         #  _LC1_D8 & !_LC5_D14
         #  _LC1_D17 & !_LC5_D14;

-- Node name is '|CONTROL:2|:20' 
-- Equation name is '_LC3_D13', type is buried 
_LC3_D13 = DFFE( _EQ019,  cp,  VCC,  VCC,  VCC);
  _EQ019 =  _LC4_D13
         #  _LC3_D13 & !_LC5_D13 & !start;

-- Node 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -