📄 st_mult1.rpt
字号:
|carry_sum:N_38_cry|
|carry_sum:un9_count_cry_4_|
|carry_sum:N_40_cry|
|carry_sum:N_41_cry|
|carry_sum:N_42_cry|
|carry_sum:N_43_cry|
|carry_sum:N_44_cry|
|carry_sum:N_45_cry|
|carry_sum:N_46_cry|
|carry_sum:N_47_cry|
|carry_sum:N_48_cry|
|carry_sum:N_49_cry|
|carry_sum:N_50_cry|
|carry_sum:N_51_cry|
|carry_sum:N_52_cry|
|carry_sum:N_53_cry|
|carry_sum:N_54_cry|
|carry_sum:N_55_cry|
|carry_sum:N_56_cry|
|carry_sum:N_57_cry|
|carry_sum:N_58_cry|
|carry_sum:N_59_cry|
|carry_sum:N_60_cry|
|carry_sum:N_61_cry|
|carry_sum:N_62_cry|
|carry_sum:N_63_cry|
|carry_sum:N_64_cry|
Device-Specific Information:g:\taoyuhui\synplifywork_new\statemachine_mult\rev_2\maxplus\st_mult1.rpt
st_mult1
***** Logic for device 'st_mult1' compiled without errors.
Device: EPF10K10TC144-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
b b
e e
i i
_ _
c c c c
h c c c h h h
e h h h e e e
R R R R n R R r R R e R e e n n n R R R R R r R r R R R
E E r E E g E E e E E n r E n n g g g E E E E E e E e E E E
S S e S S _ S S s S S g e S G g g _ V _ _ S S S S S s S s S S S
E E s E E G s E E u V E E _ s G E N _ _ s C s s E E E E E V u E u E E E
R R u R R N h R R l C R R s u N R D s s h C h h R R R R R C l R l R R R
V V l V V D u V V t C V V h l D V I h h u I u u V V V V V C t V t V V V
E E t E E I 1 E E 2 I E E u t I E N u u 1 N 1 1 E E E E E I 1 E 1 E E E
D D 0 D D O 2 D D 9 O D D 0 4 O D T 1 9 3 T 3 2 D D D D D O 2 D 1 D D D
--------------------------------------------------------------------------_
/ 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110 |_
/ 143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109 |
#TCK | 1 108 | ^DATA0
^CONF_DONE | 2 107 | ^DCLK
^nCEO | 3 106 | ^nCE
#TDO | 4 105 | #TDI
VCCIO | 5 104 | GNDIO
VCCINT | 6 103 | GNDINT
cheng_shu8 | 7 102 | bei_cheng_shu6
result5 | 8 101 | cheng_shu11
cheng_shu2 | 9 100 | cheng_shu4
result6 | 10 99 | ok
cheng_shu15 | 11 98 | cheng_shu10
cheng_shu7 | 12 97 | bei_cheng_shu7
cheng_shu3 | 13 96 | cheng_shu14
bei_cheng_shu5 | 14 95 | cheng_shu6
GNDIO | 15 94 | VCCIO
GNDINT | 16 93 | VCCINT
result14 | 17 92 | bei_cheng_shu14
result13 | 18 91 | result7
result19 | 19 EPF10K10TC144-3 90 | bei_cheng_shu8
result16 | 20 89 | result22
result21 | 21 88 | bei_cheng_shu15
result10 | 22 87 | bei_cheng_shu9
result15 | 23 86 | result17
VCCIO | 24 85 | GNDIO
VCCINT | 25 84 | GNDINT
result26 | 26 83 | bei_cheng_shu0
result1 | 27 82 | bei_cheng_shu1
result3 | 28 81 | bei_cheng_shu4
result30 | 29 80 | bei_cheng_shu3
result24 | 30 79 | bei_cheng_shu2
result31 | 31 78 | result2
result28 | 32 77 | ^MSEL0
result27 | 33 76 | ^MSEL1
#TMS | 34 75 | VCCINT
^nSTATUS | 35 74 | ^nCONFIG
RESERVED | 36 73 | RESERVED
| 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 _|
\ 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 |
\---------------------------------------------------------------------------
R R R G R R R r V r r R r G R V V r C c G G R r V r R R R G R b R b V R
E E E N E E E e C e e E e N E C C s L h N N E e C e E E E N E e E e C E
S S S D S S S s C s s S s D S C C t K e D D S s C s S S S D S i S i C S
E E E I E E E u I u u E u I E I I n I I E u I u E E E I E _ E _ I E
R R R O R R R l O l l R l O R N N g N N R l O l R R R O R c R c O R
V V V V V V t t t V t V T T _ T T V t t V V V V h V h V
E E E E E E 1 2 2 E 2 E s E 8 9 E E E E e E e E
D D D D D D 8 0 5 D 3 D h D D D D D n D n D
u g g
5 _ _
s s
h h
u u
1 1
0 1
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information:g:\taoyuhui\synplifywork_new\statemachine_mult\rev_2\maxplus\st_mult1.rpt
st_mult1
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A1 5/ 8( 62%) 1/ 8( 12%) 0/ 8( 0%) 0/2 0/2 20/22( 90%)
A2 8/ 8(100%) 0/ 8( 0%) 7/ 8( 87%) 0/2 0/2 14/22( 63%)
A3 5/ 8( 62%) 0/ 8( 0%) 5/ 8( 62%) 0/2 0/2 6/22( 27%)
A4 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
A5 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 0/2 0/2 16/22( 72%)
A6 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 0/2 0/2 10/22( 45%)
A7 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 0/2 0/2 15/22( 68%)
A8 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 0/2 0/2 8/22( 36%)
A9 8/ 8(100%) 0/ 8( 0%) 5/ 8( 62%) 0/2 0/2 18/22( 81%)
A10 8/ 8(100%) 0/ 8( 0%) 7/ 8( 87%) 0/2 0/2 16/22( 72%)
A11 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
A12 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 0/2 0/2 16/22( 72%)
A13 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
A14 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 9/22( 40%)
A15 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 17/22( 77%)
A18 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 3/22( 13%)
A23 2/ 8( 25%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 6/22( 27%)
B3 8/ 8(100%) 2/ 8( 25%) 1/ 8( 12%) 0/2 0/2 9/22( 40%)
B12 8/ 8(100%) 2/ 8( 25%) 1/ 8( 12%) 0/2 0/2 9/22( 40%)
B13 8/ 8(100%) 3/ 8( 37%) 5/ 8( 62%) 0/2 0/2 11/22( 50%)
B15 8/ 8(100%) 2/ 8( 25%) 4/ 8( 50%) 1/2 0/2 6/22( 27%)
B17 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 0/2 0/2 6/22( 27%)
B23 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 0/2 0/2 8/22( 36%)
C13 7/ 8( 87%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 8/22( 36%)
C16 8/ 8(100%) 1/ 8( 12%) 4/ 8( 50%) 0/2 0/2 6/22( 27%)
C18 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 6/22( 27%)
C19 7/ 8( 87%) 3/ 8( 37%) 3/ 8( 37%) 1/2 0/2 3/22( 13%)
C23 7/ 8( 87%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 10/22( 45%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 61/96 ( 63%)
Total logic cells used: 181/576 ( 31%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.39/4 ( 84%)
Total fan-in: 614/2304 ( 26%)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -