phone.map.eqn

来自「卡式计费电话电路,用verilogHDL编写,主要完成模拟真实电话的功能」· EQN 代码 · 共 2,423 行 · 第 1/5 页

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1_currentState is account2:inst2|currentState
--operation mode is normal

D1_currentState_lut_out = !D1_currentState;
D1_currentState = DFFEAS(D1_currentState_lut_out, B1_clkout, VCC, , card, , , , );


--D1_warn is account2:inst2|warn
--operation mode is normal

D1_warn_lut_out = D1L023 # D1_warn & D1L42 & D1L123;
D1_warn = DFFEAS(D1_warn_lut_out, !B1_clkout, VCC, , , , , , );


--D1_cut is account2:inst2|cut
--operation mode is normal

D1_cut_lut_out = D1_cut # D1_cut_decide # !D1L312;
D1_cut = DFFEAS(D1_cut_lut_out, B1_clkout, VCC, , , , , !D1_currentState, );


--D1_write is account2:inst2|write
--operation mode is normal

D1_write_lut_out = D1L77 & (D1L323 # D1_write & !D1L11);
D1_write = DFFEAS(D1_write_lut_out, !B1_clkout, VCC, , , , , , );


--D1_state_reg is account2:inst2|state_reg
--operation mode is normal

D1_state_reg_lut_out = D1L052;
D1_state_reg = DFFEAS(D1_state_reg_lut_out, B1_clkout, VCC, , , , , !D1_currentState, );


--D1_decide_reg[0] is account2:inst2|decide_reg[0]
--operation mode is normal

D1_decide_reg[0]_lut_out = D1_decide0 & D1_currentState;
D1_decide_reg[0] = DFFEAS(D1_decide_reg[0]_lut_out, B1_clkout, VCC, , D1L63, , , , );


--D1_decide_reg[1] is account2:inst2|decide_reg[1]
--operation mode is normal

D1_decide_reg[1]_lut_out = D1_decide1 & D1_currentState;
D1_decide_reg[1] = DFFEAS(D1_decide_reg[1]_lut_out, B1_clkout, VCC, , D1L63, , , , );


--D1_money[3] is account2:inst2|money[3]
--operation mode is normal

D1_money[3]_lut_out = D1_decide_reg[0] & (!D1L51) # !D1_decide_reg[0] & D1L87;
D1_money[3] = DFFEAS(D1_money[3]_lut_out, !B1_clkout, VCC, , , D1L96, , , D1L913);


--D1L04 is account2:inst2|dispmoney[3]~80
--operation mode is normal

D1L04 = D1_money[3] & D1_currentState;


--D1_money[2] is account2:inst2|money[2]
--operation mode is normal

D1_money[2]_lut_out = D1_decide_reg[0] & !D1L61 # !D1_decide_reg[0] & (D1L97);
D1_money[2] = DFFEAS(D1_money[2]_lut_out, !B1_clkout, VCC, , , D1L47, , , D1L913);


--D1L93 is account2:inst2|dispmoney[2]~81
--operation mode is normal

D1L93 = D1_money[2] & D1_currentState;


--D1_money[1] is account2:inst2|money[1]
--operation mode is normal

D1_money[1]_lut_out = D1_decide_reg[0] & (D1L71) # !D1_decide_reg[0] & !D1L08;
D1_money[1] = DFFEAS(D1_money[1]_lut_out, !B1_clkout, VCC, , , D1L57, , , D1L913);


--D1L83 is account2:inst2|dispmoney[1]~82
--operation mode is normal

D1L83 = D1_money[1] & D1_currentState;


--D1_money[0] is account2:inst2|money[0]
--operation mode is normal

D1_money[0]_lut_out = D1L67 $ (!D1_decide_reg[1] & D1_decide_reg[0] & D1L77);
D1_money[0] = DFFEAS(D1_money[0]_lut_out, !B1_clkout, VCC, , , , , , );


--D1L73 is account2:inst2|dispmoney[0]~83
--operation mode is normal

D1L73 = D1_currentState & D1_money[0];


--D1_money[7] is account2:inst2|money[7]
--operation mode is normal

D1_money[7]_lut_out = D1L28 & !D1L81 # !D1L28 & (D1L07);
D1_money[7] = DFFEAS(D1_money[7]_lut_out, !B1_clkout, VCC, , , D1L07, , , D1L913);


--D1L44 is account2:inst2|dispmoney[7]~84
--operation mode is normal

D1L44 = D1_money[7] & D1_currentState;


--D1_money[6] is account2:inst2|money[6]
--operation mode is normal

D1_money[6]_lut_out = D1L28 & !D1L32 # !D1L28 & (D1L17);
D1_money[6] = DFFEAS(D1_money[6]_lut_out, !B1_clkout, VCC, , , D1L17, , , D1L913);


--D1L34 is account2:inst2|dispmoney[6]~85
--operation mode is normal

D1L34 = D1_money[6] & D1_currentState;


--D1_money[5] is account2:inst2|money[5]
--operation mode is normal

D1_money[5]_lut_out = D1L28 & !D1L91 # !D1L28 & (D1L37);
D1_money[5] = DFFEAS(D1_money[5]_lut_out, !B1_clkout, VCC, , , D1L37, , , D1L913);


--D1L24 is account2:inst2|dispmoney[5]~86
--operation mode is normal

D1L24 = D1_money[5] & D1_currentState;


--D1_money[4] is account2:inst2|money[4]
--operation mode is normal

D1_money[4]_lut_out = D1L27 $ (!D1L96 & !D1L913 & D1L18);
D1_money[4] = DFFEAS(D1_money[4]_lut_out, !B1_clkout, VCC, , , , , , );


--D1L14 is account2:inst2|dispmoney[4]~87
--operation mode is normal

D1L14 = D1_currentState & D1_money[4];


--D1_dtime[7] is account2:inst2|dtime[7]
--operation mode is normal

D1_dtime[7]_lut_out = D1L25 & (D1_dtime[7] $ (D1_dtime[6] & D1L02));
D1_dtime[7] = DFFEAS(D1_dtime[7]_lut_out, !B1_clkout, VCC, , D1L55, , , , );


--D1_dtime[6] is account2:inst2|dtime[6]
--operation mode is normal

D1_dtime[6]_lut_out = D1L25 & (D1_dtime[6] $ (D1_dtime[5] & D1_dtime[4]));
D1_dtime[6] = DFFEAS(D1_dtime[6]_lut_out, !B1_clkout, VCC, , D1L55, , , , );


--D1_dtime[5] is account2:inst2|dtime[5]
--operation mode is normal

D1_dtime[5]_lut_out = D1L42 & (D1_dtime[5] & (!D1_dtime[4]) # !D1_dtime[5] & D1L15 & D1_dtime[4]);
D1_dtime[5] = DFFEAS(D1_dtime[5]_lut_out, !B1_clkout, VCC, , D1L55, , , , );


--D1_dtime[4] is account2:inst2|dtime[4]
--operation mode is normal

D1_dtime[4]_lut_out = D1_state_reg & D1_currentState & !D1_dtime[4];
D1_dtime[4] = DFFEAS(D1_dtime[4]_lut_out, !B1_clkout, VCC, , D1L55, , , , );


--D1_dtime[3] is account2:inst2|dtime[3]
--operation mode is normal

D1_dtime[3]_lut_out = D1L42 & D1L612 & (D1_dtime[3] $ D1L12);
D1_dtime[3] = DFFEAS(D1_dtime[3]_lut_out, !B1_clkout, VCC, , D1L65, , , , );


--D1_dtime[2] is account2:inst2|dtime[2]
--operation mode is normal

D1_dtime[2]_lut_out = D1L42 & D1L612 & (D1_dtime[2] $ D1L22);
D1_dtime[2] = DFFEAS(D1_dtime[2]_lut_out, !B1_clkout, VCC, , D1L65, , , , );


--D1_dtime[1] is account2:inst2|dtime[1]
--operation mode is normal

D1_dtime[1]_lut_out = D1L42 & D1L612 & (D1_dtime[1] $ D1_dtime[0]);
D1_dtime[1] = DFFEAS(D1_dtime[1]_lut_out, !B1_clkout, VCC, , D1L65, , , , );


--D1_dtime[0] is account2:inst2|dtime[0]
--operation mode is normal

D1_dtime[0]_lut_out = !D1_dtime[0] & (D1_state_reg & D1_currentState);
D1_dtime[0] = DFFEAS(D1_dtime[0]_lut_out, !B1_clkout, VCC, , D1L65, , , , );


--B1_clkout is clkdiv:33|clkout
--operation mode is normal

B1_clkout_lut_out = B1L9;
B1_clkout = DFFEAS(B1_clkout_lut_out, clk, VCC, , , , , , );


--D1_t1m is account2:inst2|t1m
--operation mode is normal

D1_t1m_lut_out = !D1L212;
D1_t1m = DFFEAS(D1_t1m_lut_out, B1_clkout, VCC, , , , , , );


--D1L42 is account2:inst2|always5~24
--operation mode is normal

D1L42 = D1_state_reg & D1_currentState;


--D1L913 is account2:inst2|warn~222
--operation mode is normal

D1L913 = D1_decide_reg[0] $ !D1_decide_reg[1] # !D1L42 # !D1_t1m;


--D1L412 is account2:inst2|reduce_nor~918
--operation mode is normal

D1L412 = D1_money[2] # D1_money[1] # !D1_money[0] # !D1_money[3];


--D1L21 is account2:inst2|add~3848
--operation mode is normal

D1L21 = D1_money[2] & D1_money[1] & D1_money[0];


--D1L96 is account2:inst2|money~2292
--operation mode is normal

D1L96 = set_money_low & D1L412 & (D1_money[3] $ D1L21) # !set_money_low & (D1_money[3]);


--D1L512 is account2:inst2|reduce_nor~919
--operation mode is normal

D1L512 = D1_money[6] # D1_money[5] # !D1_money[4] # !D1_money[7];


--D1L31 is account2:inst2|add~3849
--operation mode is normal

D1L31 = D1_money[6] & D1_money[5] & D1_money[4];


--D1L07 is account2:inst2|money~2293
--operation mode is normal

D1L07 = set_money_high & D1L512 & (D1_money[7] $ D1L31) # !set_money_high & (D1_money[7]);


--D1L17 is account2:inst2|money~2294
--operation mode is normal

D1L17 = D1_money[6] $ (D1_money[5] & D1_money[4] & set_money_high);


--D1L27 is account2:inst2|money~2295
--operation mode is normal

D1L27 = D1_money[4] $ set_money_high;


--D1L37 is account2:inst2|money~2296
--operation mode is normal

D1L37 = set_money_high & D1L512 & (D1_money[5] $ D1_money[4]) # !set_money_high & (D1_money[5]);


--D1L2 is account2:inst2|LessThan~1017
--operation mode is normal

D1L2 = !D1L07 & !D1L17 & !D1L27 & !D1L37;


--D1L47 is account2:inst2|money~2297
--operation mode is normal

D1L47 = D1_money[2] $ (D1_money[1] & D1_money[0] & set_money_low);


--D1L57 is account2:inst2|money~2298
--operation mode is normal

D1L57 = set_money_low & D1L412 & (D1_money[1] $ D1_money[0]) # !set_money_low & (D1_money[1]);


--D1L3 is account2:inst2|LessThan~1018
--operation mode is normal

D1L3 = D1L27 & !D1L07 & !D1L17 & !D1L37;


--D1L4 is account2:inst2|LessThan~1019
--operation mode is normal

D1L4 = D1L57 & D1L47 # !D1L57 & !D1L47 & D1L3;


--D1L5 is account2:inst2|LessThan~1020
--operation mode is normal

D1L5 = D1L96 & D1L2 & !D1L47 # !D1L96 & D1L4 & (D1L2 # !D1L47);


--D1L67 is account2:inst2|money~2299
--operation mode is normal

D1L67 = D1_money[0] $ set_money_low;


--D1L6 is account2:inst2|LessThan~1021
--operation mode is normal

D1L6 = !D1L96 & D1L2 & D1L01;


--D1L023 is account2:inst2|warn~223
--operation mode is normal

D1L023 = !D1L913 & (D1_decide_reg[1] & D1L5 # !D1_decide_reg[1] & (D1L6));


--D1L612 is account2:inst2|reduce_nor~920
--operation mode is normal

D1L612 = D1_dtime[2] # D1_dtime[1] # !D1_dtime[0] # !D1_dtime[3];


--D1L123 is account2:inst2|warn~224
--operation mode is normal

D1L123 = D1_decide_reg[0] & (D1_decide_reg[1] # !D1L612) # !D1_decide_reg[0] & !D1_decide_reg[1] # !D1_t1m;


--D1_cut_decide is account2:inst2|cut_decide
--operation mode is normal

D1_cut_decide_lut_out = D1L1 & (D1L03) # !D1L1 & D1L92;
D1_cut_decide = DFFEAS(D1_cut_decide_lut_out, B1_clkout, VCC, , , , , !D1_currentState, );


--D1_temp[0] is account2:inst2|temp[0]
--operation mode is arithmetic

D1_temp[0]_lut_out = !D1_temp[0];
D1_temp[0] = DFFEAS(D1_temp[0]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L552 is account2:inst2|temp[0]~636
--operation mode is arithmetic

D1L552 = CARRY(D1_temp[0]);


--D1_temp[1] is account2:inst2|temp[1]
--operation mode is arithmetic

D1_temp[1]_carry_eqn = D1L552;
D1_temp[1]_lut_out = D1_temp[1] $ (D1_temp[1]_carry_eqn);
D1_temp[1] = DFFEAS(D1_temp[1]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L752 is account2:inst2|temp[1]~640
--operation mode is arithmetic

D1L752 = CARRY(!D1L552 # !D1_temp[1]);


--D1_temp[2] is account2:inst2|temp[2]
--operation mode is arithmetic

D1_temp[2]_carry_eqn = D1L752;
D1_temp[2]_lut_out = D1_temp[2] $ (!D1_temp[2]_carry_eqn);
D1_temp[2] = DFFEAS(D1_temp[2]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L952 is account2:inst2|temp[2]~644
--operation mode is arithmetic

D1L952 = CARRY(D1_temp[2] & (!D1L752));


--D1_temp[3] is account2:inst2|temp[3]
--operation mode is arithmetic

D1_temp[3]_carry_eqn = D1L952;
D1_temp[3]_lut_out = D1_temp[3] $ (D1_temp[3]_carry_eqn);
D1_temp[3] = DFFEAS(D1_temp[3]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L162 is account2:inst2|temp[3]~648
--operation mode is arithmetic

D1L162 = CARRY(!D1L952 # !D1_temp[3]);


--D1L712 is account2:inst2|reduce_nor~921
--operation mode is normal

D1L712 = !D1_temp[3] # !D1_temp[2] # !D1_temp[1] # !D1_temp[0];


--D1_temp[4] is account2:inst2|temp[4]
--operation mode is arithmetic

D1_temp[4]_carry_eqn = D1L162;
D1_temp[4]_lut_out = D1_temp[4] $ (!D1_temp[4]_carry_eqn);
D1_temp[4] = DFFEAS(D1_temp[4]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L362 is account2:inst2|temp[4]~652
--operation mode is arithmetic

D1L362 = CARRY(D1_temp[4] & (!D1L162));


--D1_temp[5] is account2:inst2|temp[5]
--operation mode is arithmetic

D1_temp[5]_carry_eqn = D1L362;
D1_temp[5]_lut_out = D1_temp[5] $ (D1_temp[5]_carry_eqn);
D1_temp[5] = DFFEAS(D1_temp[5]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L562 is account2:inst2|temp[5]~656
--operation mode is arithmetic

D1L562 = CARRY(!D1L362 # !D1_temp[5]);


--D1_temp[6] is account2:inst2|temp[6]
--operation mode is arithmetic

D1_temp[6]_carry_eqn = D1L562;
D1_temp[6]_lut_out = D1_temp[6] $ (!D1_temp[6]_carry_eqn);
D1_temp[6] = DFFEAS(D1_temp[6]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L762 is account2:inst2|temp[6]~660
--operation mode is arithmetic

D1L762 = CARRY(D1_temp[6] & (!D1L562));


--D1_temp[7] is account2:inst2|temp[7]
--operation mode is arithmetic

D1_temp[7]_carry_eqn = D1L762;
D1_temp[7]_lut_out = D1_temp[7] $ (D1_temp[7]_carry_eqn);
D1_temp[7] = DFFEAS(D1_temp[7]_lut_out, B1_clkout, VCC, , , , , D1L213, );

--D1L962 is account2:inst2|temp[7]~664
--operation mode is arithmetic

D1L962 = CARRY(!D1L762 # !D1_temp[7]);


--D1L812 is account2:inst2|reduce_nor~922