⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 settime2.rpt

📁 Traffic light written with Verilog
💻 RPT
📖 第 1 页 / 共 5 页
字号:
-- synthesized logic cell 
_LC7_J42 = LCELL( _EQ013);
  _EQ013 =  _LC4_J43
         #  _LC5_J37;

-- Node name is '~210~4' 
-- Equation name is '~210~4', location is LC7_J37, type is buried.
-- synthesized logic cell 
_LC7_J37 = LCELL( _EQ014);
  _EQ014 = !t_round1 &  t_round2 &  t_round3
         # !t_round2 & !t_round3
         #  t_round1 & !t_round3;

-- Node name is '~213~1' 
-- Equation name is '~213~1', location is LC4_J43, type is buried.
-- synthesized logic cell 
!_LC4_J43 = _LC4_J43~NOT;
_LC4_J43~NOT = LCELL( _EQ015);
  _EQ015 =  t_round3
         #  t_round2
         #  t_round1;

-- Node name is '~213~2' 
-- Equation name is '~213~2', location is LC8_J42, type is buried.
-- synthesized logic cell 
_LC8_J42 = LCELL( _EQ016);
  _EQ016 = !t_round1 &  t_round2 & !t_round3
         #  t_round1 & !t_round2 &  t_round3;

-- Node name is '~216~1' 
-- Equation name is '~216~1', location is LC4_J42, type is buried.
-- synthesized logic cell 
!_LC4_J42 = _LC4_J42~NOT;
_LC4_J42~NOT = LCELL( _EQ017);
  _EQ017 = !_LC2_J43 & !_LC5_J37;

-- Node name is '~216~2' 
-- Equation name is '~216~2', location is LC5_J42, type is buried.
-- synthesized logic cell 
!_LC5_J42 = _LC5_J42~NOT;
_LC5_J42~NOT = LCELL( _EQ018);
  _EQ018 =  t_round1
         # !t_round3
         #  t_round2;

-- Node name is ':219' 
-- Equation name is '_LC4_J37', type is buried 
_LC4_J37 = DFFE( _EQ019, GLOBAL( t_clk),  VCC,  VCC,  VCC);
  _EQ019 =  _LC5_J43
         #  _LC3_J42 &  _LC4_J37 & !_LC6_J37;

-- Node name is ':220' 
-- Equation name is '_LC2_J37', type is buried 
_LC2_J37 = DFFE( _EQ020, GLOBAL( t_clk),  VCC,  VCC,  VCC);
  _EQ020 =  _LC7_J37
         #  _LC2_J37 &  _LC3_J42 & !_LC6_J37;

-- Node name is ':221' 
-- Equation name is '_LC1_J42', type is buried 
_LC1_J42 = DFFE( _EQ021, GLOBAL( t_clk),  VCC,  VCC,  VCC);
  _EQ021 =  _LC7_J42
         #  _LC8_J42
         #  _LC1_J42 & !_LC3_J37;

-- Node name is ':222' 
-- Equation name is '_LC2_J42', type is buried 
_LC2_J42 = DFFE( _EQ022, GLOBAL( t_clk),  VCC,  VCC,  VCC);
  _EQ022 =  _LC4_J42
         #  _LC5_J42
         #  _LC2_J42 & !_LC3_J37;

-- Node name is '~223~1' 
-- Equation name is '~223~1', location is LC1_D45, type is buried.
-- synthesized logic cell 
_LC1_D45 = LCELL( _EQ023);
  _EQ023 = !_LC7_D31
         # !_LC2_D30 & !_LC2_D37;

-- Node name is '~223~2' 
-- Equation name is '~223~2', location is LC8_D45, type is buried.
-- synthesized logic cell 
_LC8_D45 = LCELL( _EQ024);
  _EQ024 =  _LC1_D45 &  _LC5_D51;

-- Node name is ':223' 
-- Equation name is '_LC5_D51', type is buried 
!_LC5_D51 = _LC5_D51~NOT;
_LC5_D51~NOT = LCELL( _EQ025);
  _EQ025 = !_LC4_J37
         # !_LC2_J37
         # !_LC1_J42
         #  _LC2_J42;

-- Node name is ':275' 
-- Equation name is '_LC4_D31', type is buried 
_LC4_D31 = LCELL( _EQ026);
  _EQ026 = !_LC4_D31 &  _LC5_D31 &  _LC5_D51
         #  _LC4_D31 & !_LC5_D51
         #  _LC4_D31 & !_LC5_D31 & !t_sw0;

-- Node name is ':276' 
-- Equation name is '_LC5_D31', type is buried 
_LC5_D31 = LCELL( _EQ027);
  _EQ027 = !_LC4_D31 & !_LC5_D31 &  _LC5_D51 & !t_sw0
         #  _LC5_D31 & !_LC5_D51;

-- Node name is '~286~1' 
-- Equation name is '~286~1', location is LC7_D43, type is buried.
-- synthesized logic cell 
_LC7_D43 = LCELL( _EQ028);
  _EQ028 =  _LC1_D43 &  _LC1_D49 &  _LC7_D51;

-- Node name is ':286' 
-- Equation name is '_LC7_D51', type is buried 
!_LC7_D51 = _LC7_D51~NOT;
_LC7_D51~NOT = LCELL( _EQ029);
  _EQ029 = !_LC1_J42
         # !_LC2_J42
         # !_LC4_J37
         #  _LC2_J37;

-- Node name is ':338' 
-- Equation name is '_LC1_D31', type is buried 
_LC1_D31 = LCELL( _EQ030);
  _EQ030 =  _LC1_D31 & !_LC2_D31 & !t_sw0
         #  _LC1_D31 & !_LC7_D51
         # !_LC1_D31 &  _LC2_D31 &  _LC7_D51;

-- Node name is ':339' 
-- Equation name is '_LC2_D31', type is buried 
_LC2_D31 = LCELL( _EQ031);
  _EQ031 = !_LC1_D31 & !_LC2_D31 &  _LC7_D51 & !t_sw0
         #  _LC2_D31 & !_LC7_D51;

-- Node name is '~359~1' 
-- Equation name is '~359~1', location is LC8_D31, type is buried.
-- synthesized logic cell 
_LC8_D31 = LCELL( _EQ032);
  _EQ032 = !_LC7_D31
         # !_LC2_D31
         # !_LC7_D51
         #  _LC5_D51;

-- Node name is ':359' 
-- Equation name is '_LC6_D31', type is buried 
_LC6_D31 = LCELL( _EQ033);
  _EQ033 =  _LC6_D31 &  _LC8_D31
         #  _LC5_D31 &  _LC5_D51;

-- Node name is ':361' 
-- Equation name is '_LC7_D31', type is buried 
_LC7_D31 = DFFE( _LC6_D31, GLOBAL( t_clk),  VCC,  VCC,  VCC);

-- Node name is '~362~1' 
-- Equation name is '~362~1', location is LC7_D30, type is buried.
-- synthesized logic cell 
_LC7_D30 = LCELL( _EQ034);
  _EQ034 =  _LC4_D30 &  _LC6_D51 & !_LC7_D31
         #  _LC4_D30 &  _LC6_D51 & !_LC7_D37;

-- Node name is '~362~2' 
-- Equation name is '~362~2', location is LC3_D35, type is buried.
-- synthesized logic cell 
_LC3_D35 = LCELL( _EQ035);
  _EQ035 =  _LC6_D51 & !_LC7_D31
         # !_LC4_D32 &  _LC6_D51 & !_LC7_D37;

-- Node name is '~362~3' 
-- Equation name is '~362~3', location is LC2_D43, type is buried.
-- synthesized logic cell 
_LC2_D43 = LCELL( _EQ036);
  _EQ036 =  _LC6_D51 & !_LC7_D31
         # !_LC4_D30 & !_LC4_D32 &  _LC6_D51;

-- Node name is ':362' 
-- Equation name is '_LC6_D51', type is buried 
_LC6_D51 = LCELL( _EQ037);
  _EQ037 = !_LC1_J42 &  _LC2_J37 &  _LC2_J42 &  _LC4_J37;

-- Node name is ':414' 
-- Equation name is '_LC1_D47', type is buried 
_LC1_D47 = LCELL( _EQ038);
  _EQ038 =  _LC1_D47 & !_LC4_D47 & !t_sw0
         #  _LC1_D47 & !_LC6_D51
         # !_LC1_D47 &  _LC4_D47 &  _LC6_D51;

-- Node name is ':415' 
-- Equation name is '_LC4_D47', type is buried 
_LC4_D47 = LCELL( _EQ039);
  _EQ039 = !_LC1_D47 & !_LC4_D47 &  _LC6_D51 & !t_sw0
         #  _LC4_D47 & !_LC6_D51;

-- Node name is '~439~1' 
-- Equation name is '~439~1', location is LC3_D31, type is buried.
-- synthesized logic cell 
_LC3_D31 = LCELL( _EQ040);
  _EQ040 = !_LC7_D31
         # !_LC2_D31;

-- Node name is '~444~1' 
-- Equation name is '~444~1', location is LC3_D32, type is buried.
-- synthesized logic cell 
_LC3_D32 = LCELL( _EQ041);
  _EQ041 =  _LC3_D31 &  _LC5_D47
         #  _LC5_D47 & !_LC7_D51
         #  _LC5_D47 &  _LC6_D51;

-- Node name is ':444' 
-- Equation name is '_LC5_D47', type is buried 
_LC5_D47 = LCELL( _EQ042);
  _EQ042 =  _LC3_D32
         #  _LC4_D47 &  _LC6_D51 &  _LC7_D31;

-- Node name is ':495' 
-- Equation name is '_LC5_D37', type is buried 
_LC5_D37 = LCELL( _EQ043);
  _EQ043 =  _LC2_D37 & !_LC5_D37 &  _LC7_D51
         # !_LC2_D37 &  _LC5_D37 & !t_sw3
         #  _LC5_D37 & !_LC7_D51;

-- Node name is ':496' 
-- Equation name is '_LC2_D37', type is buried 
_LC2_D37 = LCELL( _EQ044);
  _EQ044 = !_LC2_D37 & !_LC5_D37 &  _LC7_D51 & !t_sw3
         #  _LC2_D37 & !_LC7_D51;

-- Node name is ':556' 
-- Equation name is '_LC6_D30', type is buried 
_LC6_D30 = LCELL( _EQ045);
  _EQ045 =  _LC2_D30 & !_LC6_D30 &  _LC7_D51
         #  _LC6_D30 & !_LC7_D51
         # !_LC2_D30 &  _LC6_D30 & !t_sw2;

-- Node name is ':557' 
-- Equation name is '_LC2_D30', type is buried 
_LC2_D30 = LCELL( _EQ046);
  _EQ046 = !_LC2_D30 & !_LC6_D30 &  _LC7_D51 & !t_sw2
         #  _LC2_D30 & !_LC7_D51;

-- Node name is ':617' 
-- Equation name is '_LC7_D32',

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -