📄 count8.tan.qmsg
字号:
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[2\] lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\] 422.12 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 422.12 MHz between source register \"lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[2\]\" and destination register \"lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.607 ns + Longest register register " "Info: + Longest register to register delay is 1.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[2\] 1 REG LC_X52_Y1_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y1_N2; Fanout = 4; REG Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[2\]'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.443 ns) 0.841 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|counter_cella2~COUT 2 COMB LC_X52_Y1_N2 2 " "Info: 2: + IC(0.398 ns) + CELL(0.443 ns) = 0.841 ns; Loc. = LC_X52_Y1_N2; Fanout = 2; COMB Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|counter_cella2~COUT'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "0.841 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella2~COUT } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 53 2 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.899 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|counter_cella3~COUT 3 COMB LC_X52_Y1_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.899 ns; Loc. = LC_X52_Y1_N3; Fanout = 2; COMB Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|counter_cella3~COUT'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "0.058 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella2~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella3~COUT } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 61 2 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.130 ns) 1.029 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|counter_cella4~COUT 4 COMB LC_X52_Y1_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.130 ns) = 1.029 ns; Loc. = LC_X52_Y1_N4; Fanout = 3; COMB Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|counter_cella4~COUT'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "0.130 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella3~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella4~COUT } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 69 2 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.578 ns) 1.607 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\] 5 REG LC_X52_Y1_N5 4 " "Info: 5: + IC(0.000 ns) + CELL(0.578 ns) = 1.607 ns; Loc. = LC_X52_Y1_N5; Fanout = 4; REG Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\]'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "0.578 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella4~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns 75.23 % " "Info: Total cell delay = 1.209 ns ( 75.23 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.398 ns 24.77 % " "Info: Total interconnect delay = 0.398 ns ( 24.77 % )" { } { } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "1.607 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella2~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella3~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella4~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "1.607 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella2~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella3~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella4~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { 0.000ns 0.398ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.443ns 0.058ns 0.130ns 0.578ns } } } } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.917 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'clk'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "" { clk } "NODE_NAME" } "" } } { "count8.vhd" "" { Text "E:/20036016_5/count8.vhd" 6 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.542 ns) 2.917 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\] 2 REG LC_X52_Y1_N5 4 " "Info: 2: + IC(1.650 ns) + CELL(0.542 ns) = 2.917 ns; Loc. = LC_X52_Y1_N5; Fanout = 4; REG Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\]'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.192 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.44 % " "Info: Total cell delay = 1.267 ns ( 43.44 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.650 ns 56.56 % " "Info: Total interconnect delay = 1.650 ns ( 56.56 % )" { } { } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.917 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'clk'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "" { clk } "NODE_NAME" } "" } } { "count8.vhd" "" { Text "E:/20036016_5/count8.vhd" 6 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.542 ns) 2.917 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[2\] 2 REG LC_X52_Y1_N2 4 " "Info: 2: + IC(1.650 ns) + CELL(0.542 ns) = 2.917 ns; Loc. = LC_X52_Y1_N2; Fanout = 4; REG Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[2\]'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.192 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.44 % " "Info: Total cell delay = 1.267 ns ( 43.44 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.650 ns 56.56 % " "Info: Total interconnect delay = 1.650 ns ( 56.56 % )" { } { } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" { } { { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" { } { { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "1.607 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella2~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella3~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella4~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "1.607 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella2~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella3~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|counter_cella4~COUT lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { 0.000ns 0.398ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.443ns 0.058ns 0.130ns 0.578ns } } } { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[2] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { } { } } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[5\] lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\] 6.642 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[5\]\" through register \"lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\]\" is 6.642 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.917 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns clk 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'clk'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "" { clk } "NODE_NAME" } "" } } { "count8.vhd" "" { Text "E:/20036016_5/count8.vhd" 6 -1 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.650 ns) + CELL(0.542 ns) 2.917 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\] 2 REG LC_X52_Y1_N5 4 " "Info: 2: + IC(1.650 ns) + CELL(0.542 ns) = 2.917 ns; Loc. = LC_X52_Y1_N5; Fanout = 4; REG Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\]'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.192 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns 43.44 % " "Info: Total cell delay = 1.267 ns ( 43.44 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.650 ns 56.56 % " "Info: Total interconnect delay = 1.650 ns ( 56.56 % )" { } { } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" { } { { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.569 ns + Longest register pin " "Info: + Longest register to pin delay is 3.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\] 1 REG LC_X52_Y1_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y1_N5; Fanout = 4; REG Node = 'lpm_counter:q_out_rtl_0\|cntr_it6:auto_generated\|safe_q\[5\]'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "db/cntr_it6.tdf" "" { Text "E:/20036016_5/db/cntr_it6.tdf" 108 8 0 } } } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(2.404 ns) 3.569 ns q\[5\] 2 PIN PIN_AA2 0 " "Info: 2: + IC(1.165 ns) + CELL(2.404 ns) = 3.569 ns; Loc. = PIN_AA2; Fanout = 0; PIN Node = 'q\[5\]'" { } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "3.569 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] q[5] } "NODE_NAME" } "" } } { "count8.vhd" "" { Text "E:/20036016_5/count8.vhd" 7 -1 0 } } } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns 67.36 % " "Info: Total cell delay = 2.404 ns ( 67.36 % )" { } { } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns 32.64 % " "Info: Total interconnect delay = 1.165 ns ( 32.64 % )" { } { } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "3.569 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "3.569 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] q[5] } { 0.000ns 1.165ns } { 0.000ns 2.404ns } } } } 0} } { { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "2.917 ns" { clk lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "2.917 ns" { clk clk~out0 lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] } { 0.000ns 0.000ns 1.650ns } { 0.000ns 0.725ns 0.542ns } } } { "E:/20036016_5/db/count8_cmp.qrpt" "" { Report "E:/20036016_5/db/count8_cmp.qrpt" Compiler "count8" "UNKNOWN" "V1" "E:/20036016_5/db/count8.quartus_db" { Floorplan "E:/20036016_5/" "" "3.569 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] q[5] } "NODE_NAME" } "" } } { "d:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus42/bin/Technology_Viewer.qrui" "3.569 ns" { lpm_counter:q_out_rtl_0|cntr_it6:auto_generated|safe_q[5] q[5] } { 0.000ns 1.165ns } { 0.000ns 2.404ns } } } } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1 " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 12 20:22:49 2006 " "Info: Processing ended: Thu Jan 12 20:22:49 2006" { } { } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0} } { } 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -