if_single.prd
来自「设计与验证verilog hdl」· PRD 代码 · 共 14 行
PRD
14 行
#-- Synplicity, Inc.
#-- Version Synplify Pro 8.1
#-- Project file C:\prj\Example-4-10\if_single\SynplifyPro\if_single.prd
#-- Written on Fri Jan 13 16:04:46 2006
#
### Watch Implementation type ###
#
watch_impl -all
#
### Watch Implementation properties ###
#
watch_prop -clear
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?