mux21_1.v

Verilog HDL程序

module MUX21_1(out,a,b,sel);
input a,b,sel;
output out;
assign out=(sel==0)?a:b; 
endmodule