⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 cc1.rpt

📁 cpld的入门交流:CPLD的跑馬燈一个简易型cpld试验电路用VHDL语言遍的
💻 RPT
📖 第 1 页 / 共 3 页
字号:
   -      6    A    11       AND2    s   !     0    2    0    2  ~492~3
   -      4    A    09        OR2    s         0    4    0    2  ~492~4
   -      3    A    09        OR2    s         0    2    0    1  ~492~5
   -      1    A    13        OR2              0    3    1    0  :492
   -      3    A    11       AND2    s   !     0    2    0    3  ~495~1
   -      1    A    12        OR2              0    3    1    0  :495
   -      3    A    06        OR2    s         0    4    0    4  ~498~1
   -      2    A    11        OR2              0    3    1    0  :498
   -      2    A    10        OR2    s         0    4    0    2  ~501~1
   -      1    A    11        OR2              0    3    1    0  :501
   -      1    A    10        OR2              0    3    1    0  :504
   -      2    A    09        OR2              0    3    1    0  :507
   -      1    A    09        OR2              0    3    1    0  :510


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\wintools\programer\maxplus2\mydesign\homeworks\lead1\cc1.rpt
cc1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      20/168( 11%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
B:      17/168( 10%)    0/16(  0%)      0/16(  0%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/16(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/16(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      1/16(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      1/16(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      1/16(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/16(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/16(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/16(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      2/16( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
10:      1/16(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      2/16( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
12:      1/16(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
13:      2/16( 12%)     0/4(  0%)      2/4( 50%)       0/4(  0%)


Device-Specific Information:e:\wintools\programer\maxplus2\mydesign\homeworks\lead1\cc1.rpt
cc1

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       24         clk


Device-Specific Information:e:\wintools\programer\maxplus2\mydesign\homeworks\lead1\cc1.rpt
cc1

** EQUATIONS **

clk      : INPUT;

-- Node name is ':96' = 'ddd0' 
-- Equation name is 'ddd0', location is LC5_A1, type is buried.
ddd0     = DFF(!ddd0, GLOBAL( clk),  VCC,  VCC);

-- Node name is ':95' = 'ddd1' 
-- Equation name is 'ddd1', location is LC1_B12, type is buried.
ddd1     = DFF( _EQ001, GLOBAL( clk),  VCC,  VCC);
  _EQ001 =  ddd0 & !ddd1 & !_LC1_B5
         # !ddd0 &  ddd1 & !_LC1_B5;

-- Node name is ':94' = 'ddd2' 
-- Equation name is 'ddd2', location is LC6_B4, type is buried.
ddd2     = DFF( _EQ002, GLOBAL( clk),  VCC,  VCC);
  _EQ002 =  ddd2 & !_LC1_B5 & !_LC4_B4
         # !ddd2 & !_LC1_B5 &  _LC4_B4;

-- Node name is ':93' = 'ddd3' 
-- Equation name is 'ddd3', location is LC8_B4, type is buried.
ddd3     = DFF( _EQ003, GLOBAL( clk),  VCC,  VCC);
  _EQ003 = !ddd2 &  ddd3 & !_LC1_B5
         #  ddd3 & !_LC1_B5 & !_LC4_B4
         #  ddd2 & !ddd3 & !_LC1_B5 &  _LC4_B4;

-- Node name is ':92' = 'ddd4' 
-- Equation name is 'ddd4', location is LC7_B4, type is buried.
ddd4     = DFF( _EQ004, GLOBAL( clk),  VCC,  VCC);
  _EQ004 =  ddd4 & !_LC1_B5 & !_LC3_B4
         # !ddd4 & !_LC1_B5 &  _LC3_B4;

-- Node name is ':91' = 'ddd5' 
-- Equation name is 'ddd5', location is LC5_B4, type is buried.
ddd5     = DFF( _EQ005, GLOBAL( clk),  VCC,  VCC);
  _EQ005 = !ddd4 &  ddd5 & !_LC1_B5
         #  ddd5 & !_LC1_B5 & !_LC3_B4
         #  ddd4 & !ddd5 & !_LC1_B5 &  _LC3_B4;

-- Node name is ':90' = 'ddd6' 
-- Equation name is 'ddd6', location is LC1_B8, type is buried.
ddd6     = DFF( _EQ006, GLOBAL( clk),  VCC,  VCC);
  _EQ006 =  ddd6 & !_LC1_B4 & !_LC1_B5
         # !ddd6 &  _LC1_B4 & !_LC1_B5;

-- Node name is ':89' = 'ddd7' 
-- Equation name is 'ddd7', location is LC2_B2, type is buried.
ddd7     = DFF( _EQ007, GLOBAL( clk),  VCC,  VCC);
  _EQ007 =  ddd7 & !_LC1_B5 & !_LC4_B2
         # !ddd7 & !_LC1_B5 &  _LC4_B2;

-- Node name is ':88' = 'ddd8' 
-- Equation name is 'ddd8', location is LC6_B2, type is buried.
ddd8     = DFF( _EQ008, GLOBAL( clk),  VCC,  VCC);
  _EQ008 = !ddd7 &  ddd8 & !_LC1_B5
         #  ddd8 & !_LC1_B5 & !_LC4_B2
         #  ddd7 & !ddd8 & !_LC1_B5 &  _LC4_B2;

-- Node name is ':87' = 'ddd9' 
-- Equation name is 'ddd9', location is LC1_B2, type is buried.
ddd9     = DFF( _EQ009, GLOBAL( clk),  VCC,  VCC);
  _EQ009 = !ddd8 &  ddd9 & !_LC1_B5
         #  ddd9 & !_LC1_B5 & !_LC3_B2
         #  ddd8 & !ddd9 & !_LC1_B5 &  _LC3_B2;

-- Node name is ':86' = 'ddd10' 
-- Equation name is 'ddd10', location is LC3_B6, type is buried.
ddd10    = DFF( _EQ010, GLOBAL( clk),  VCC,  VCC);
  _EQ010 =  ddd10 & !_LC1_B5 & !_LC5_B2
         # !ddd10 & !_LC1_B5 &  _LC5_B2;

-- Node name is ':85' = 'ddd11' 
-- Equation name is 'ddd11', location is LC4_B6, type is buried.
ddd11    = DFF( _EQ011, GLOBAL( clk),  VCC,  VCC);
  _EQ011 =  ddd11 & !_LC1_B5 & !_LC7_B6
         # !ddd11 & !_LC1_B5 &  _LC7_B6;

-- Node name is ':84' = 'ddd12' 
-- Equation name is 'ddd12', location is LC2_B6, type is buried.
ddd12    = DFF( _EQ012, GLOBAL( clk),  VCC,  VCC);
  _EQ012 = !ddd11 &  ddd12 & !_LC1_B5
         #  ddd12 & !_LC1_B5 & !_LC7_B6
         #  ddd11 & !ddd12 & !_LC1_B5 &  _LC7_B6;

-- Node name is ':83' = 'ddd13' 
-- Equation name is 'ddd13', location is LC3_B3, type is buried.
ddd13    = DFF( _EQ013, GLOBAL( clk),  VCC,  VCC);
  _EQ013 =  ddd13 & !_LC1_B5 & !_LC5_B6
         # !ddd13 & !_LC1_B5 &  _LC5_B6;

-- Node name is ':82' = 'ddd14' 
-- Equation name is 'ddd14', location is LC1_B3, type is buried.
ddd14    = DFF( _EQ014, GLOBAL( clk),  VCC,  VCC);
  _EQ014 = !ddd13 &  ddd14 & !_LC1_B5
         #  ddd14 & !_LC1_B5 & !_LC5_B6
         #  ddd13 & !ddd14 & !_LC1_B5 &  _LC5_B6;

-- Node name is ':81' = 'ddd15' 
-- Equation name is 'ddd15', location is LC5_B3, type is buried.
ddd15    = DFF( _EQ015, GLOBAL( clk),  VCC,  VCC);
  _EQ015 =  ddd15 & !_LC1_B5 & !_LC6_B3
         # !ddd15 & !_LC1_B5 &  _LC6_B3;

-- Node name is ':80' = 'ddd16' 
-- Equation name is 'ddd16', location is LC1_B7, type is buried.
ddd16    = DFF( _EQ016, GLOBAL( clk),  VCC,  VCC);
  _EQ016 =  ddd16 & !_LC1_B5 & !_LC2_B3
         # !ddd16 & !_LC1_B5 &  _LC2_B3;

-- Node name is ':79' = 'ddd17' 
-- Equation name is 'ddd17', location is LC2_B5, type is buried.
ddd17    = DFF( _EQ017, GLOBAL( clk),  VCC,  VCC);
  _EQ017 = !ddd16 &  ddd17 & !_LC1_B5
         #  ddd17 & !_LC1_B5 & !_LC2_B3
         #  ddd16 & !ddd17 & !_LC1_B5 &  _LC2_B3;

-- Node name is ':78' = 'ddd18' 
-- Equation name is 'ddd18', location is LC7_B5, type is buried.
ddd18    = DFF( _EQ018, GLOBAL( clk),  VCC,  VCC);
  _EQ018 =  ddd18 & !_LC1_B5 & !_LC6_B5
         # !ddd18 & !_LC1_B5 &  _LC6_B5;

-- Node name is ':77' = 'ddd19' 
-- Equation name is 'ddd19', location is LC5_B5, type is buried.
ddd19    = DFF( _EQ019, GLOBAL( clk),  VCC,  VCC);
  _EQ019 = !ddd18 &  ddd19 & !_LC1_B5
         #  ddd19 & !_LC1_B5 & !_LC6_B5
         #  ddd18 & !ddd19 & !_LC1_B5 &  _LC6_B5;

-- Node name is ':124' = 'in0' 
-- Equation name is 'in0', location is LC1_A1, type is buried.
in0      = DFF( _EQ020, GLOBAL( clk),  VCC,  VCC);
  _EQ020 = !in0 &  _LC8_A1
         #  in0 & !_LC8_A1;

-- Node name is ':123' = 'in1' 
-- Equation name is 'in1', location is LC2_A1, type is buried.
in1      = DFF( _EQ021, GLOBAL( clk),  VCC,  VCC);
  _EQ021 = !in0 &  in1
         #  in0 & !in1 &  _LC8_A1
         #  in1 & !_LC8_A1;

-- Node name is ':122' = 'in2' 
-- Equation name is 'in2', location is LC4_A1, type is buried.
in2      = DFF( _EQ022, GLOBAL( clk),  VCC,  VCC);
  _EQ022 = !in1 &  in2
         # !in0 &  in2
         #  in0 &  in1 & !in2 &  _LC8_A1
         #  in2 & !_LC8_A1;

-- Node name is ':121' = 'in3' 
-- Equation name is 'in3', location is LC3_A1, type is buried.
in3      = DFF( _EQ023, GLOBAL( clk),  VCC,  VCC);
  _EQ023 =  in3 & !_LC8_A1
         #  in3 & !_LC6_A1
         # !in2 &  in3
         #  in2 & !in3 &  _LC6_A1 &  _LC8_A1;

-- Node name is 'out0' 
-- Equation name is 'out0', type is output 
out0     =  _LC1_A9;

-- Node name is 'out1' 
-- Equation name is 'out1', type is output 
out1     =  _LC2_A9;

-- Node name is 'out2' 
-- Equation name is 'out2', type is output 
out2     =  _LC1_A10;

-- Node name is 'out3' 
-- Equation name is 'out3', type is output 
out3     =  _LC1_A11;

-- Node name is 'out4' 
-- Equation name is 'out4', type is output 
out4     =  _LC2_A11;

-- Node name is 'out5' 
-- Equation name is 'out5', type is output 
out5     =  _LC1_A12;

-- Node name is 'out6' 
-- Equation name is 'out6', type is output 
out6     =  _LC1_A13;

-- Node name is 'out7' 
-- Equation name is 'out7', type is output 
out7     =  _LC2_A13;

-- Node name is '|lpm_add_sub:513|addcore:adder|:55' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = LCELL( _EQ024);
  _EQ024 =  in0 &  in1;

-- Node name is '|lpm_add_sub:514|addcore:adder|:119' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = LCELL( _EQ025);
  _EQ025 =  ddd0 &  ddd1;

-- Node name is '|lpm_add_sub:514|addcore:adder|:127' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B4', type is buried 
_LC3_B4  = LCELL( _EQ026);
  _EQ026 =  ddd2 &  ddd3 &  _LC4_B4;

-- Node name is '|lpm_add_sub:514|addcore:adder|:135' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B4', type is buried 
_LC1_B4  = LCELL( _EQ027);
  _EQ027 =  ddd4 &  ddd5 &  _LC3_B4;

-- Node name is '|lpm_add_sub:514|addcore:adder|:139' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = LCELL( _EQ028);
  _EQ028 =  ddd6 &  _LC1_B4;

-- Node name is '|lpm_add_sub:514|addcore:adder|:143' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = LCELL( _EQ029);
  _EQ029 =  ddd7 &  _LC4_B2;

-- Node name is '|lpm_add_sub:514|addcore:adder|:151' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B2', type is buried 
_LC5_B2  = LCELL( _EQ030);
  _EQ030 =  ddd7 &  ddd8 &  ddd9 &  _LC4_B2;

-- Node name is '|lpm_add_sub:514|addcore:adder|:155' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B6', type is buried 
_LC7_B6  = LCELL( _EQ031);
  _EQ031 =  ddd10 &  _LC5_B2;

-- Node name is '|lpm_add_sub:514|addcore:adder|:163' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B6', type is buried 
_LC5_B6  = LCELL( _EQ032);
  _EQ032 =  ddd11 &  ddd12 &  _LC7_B6;

-- Node name is '|lpm_add_sub:514|addcore:adder|:171' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B3', type is buried 
_LC6_B3  = LCELL( _EQ033);
  _EQ033 =  ddd13 &  ddd14 &  _LC5_B6;

-- Node name is '|lpm_add_sub:514|addcore:adder|:175' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = LCELL( _EQ034);
  _EQ034 =  ddd13 &  ddd14 &  ddd15 &  _LC5_B6;

-- Node name is '|lpm_add_sub:514|addcore:adder|:183' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = LCELL( _EQ035);
  _EQ035 =  ddd16 &  ddd17 &  _LC2_B3;

-- Node name is '~10~1' 
-- Equation name is '~10~1', location is LC6_B6, type is buried.
-- synthesized logic cell 
_LC6_B6  = LCELL( _EQ036);
  _EQ036 =  ddd6
         #  ddd11
         #  ddd10;

-- Node name is '~10~2' 
-- Equation name is '~10~2', location is LC4_B3, type is buried.
-- synthesized logic cell 
_LC4_B3  = LCELL( _EQ037);
  _EQ037 =  ddd13
         #  ddd7
         #  ddd15;

-- Node name is '~10~3' 
-- Equation name is '~10~3', location is LC1_B6, type is buried.
-- synthesized logic cell 
_LC1_B6  = LCELL( _EQ038);
  _EQ038 =  ddd12
         #  _LC6_B6
         #  ddd8
         #  _LC4_B3;

-- Node name is '~10~4' 
-- Equation name is '~10~4', location is LC4_B5, type is buried.
-- synthesized logic cell 

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -