interrupt_test.in

8051的Verilog

///
/// created by oc8051 rom maker
/// author: Simon Teran ([e-mail])
///
/// source file: D:\tmp\asm\TEMP\interrupt_test.hex
/// date: 16.7.02
/// time: 21:33:57
///
01
7F
00
01
2A
00
00
00
00
00
00
01
33
00
00
00
00
00
00
01
3C
00
00
00
00
00
00
01
45
00
00
00
00
00
00
D2
F4
C2
98
C2
99
32
D2
F0
A2
00
40
1E
C2
02
32
D2
F1
A2
01
40
1B
C2
03
32
D2
F2
A2
02
40
18
C2
00
32
D2
F3
A2
03
40
15
C2
01
32
00
A2
00
40
FB
32
00
A2
01
40
FB
32
00
A2
02
40
FB
32
00
A2
03
40
FB
32
00
00
14
70
FB
22
75
D0
00
85
7F
90
00
01
72
95
F0
70
F3
22
95
88
70
EE
22
E4
F8
F9
FA
FB
FC
F5
7F
F5
20
75
81
2F
75
A8
0F
75
99
00
75
89
33
75
8C
FD
75
8A
FC
75
88
50
C2
B4
C2
B3
75
7F
01
74
10
11
66
C2
8E
C2
8C
E4
11
75
74
AA
75
7F
02
11
7A
75
88
00
74
0A
11
7A
D2
B4
D2
B3
74
00
11
7A
C2
98
C2
99
75
88
05
75
A8
99
75
8C
FD
75
8A
FC
75
88
55
75
99
98
C2
B4
C2
B3
D2
B4
D2
B3
75
7F
03
74
10
11
66
C2
8E
C2
8C
74
19
11
75
75
7F
04
74
2D
11
7A
75
F0
00
75
A8
9F
75
7F
05
74
10
11
66
C2
8E
C2
8C
74
06
11
75
75
7F
06
74
05
11
7A
75
F0
00
75
88
AF
D2
98
75
7F
07
74
05
11
66
74
1F
11
75
75
7F
08
74
05
11
7A
75
80
01
75
F0
00
75
A8
8F
75
B8
03
75
14
0C
75
88
AF
75
7F
09
74
05
11
66
74
0F
11
75
75
7F
0A
74
05
11
7A
75
F0
00
75
B8
0C
75
14
03
75
88
AF
75
7F
0B
74
05
11
66
74
0F
11
75
75
7F
0C
74
05
11
7A
75
80
02