r_bank.in

8051的Verilog

///
/// created by oc8051 rom maker
/// author: Simon Teran ([e-mail])
///
/// source file: D:\tmp\asm\temp\r_bank.hex
/// date: 17.7.02
/// time: 18:11:22
///
01
09
85
D0
90
00
00
01
05
E4
F8
7C
40
75
D0
08
78
01
7C
41
75
D0
10
78
02
7C
42
75
D0
18
78
03
7C
43
75
80
00
75
D0
10
E8
94
02
70
D5
EC
94
42
70
D0
75
80
01
75
D0
08
E8
94
01
70
C5
EC
94
41
70
C0
75
80
02
75
D0
18
E8
94
03
70
B5
EC
94
43
70
B0
75
80
03
75
D0
00
E8
70
A7
EC
94
40
70
A2
75
80
04