pb.data

来自「VHDL实例,适合大家学习使用」· DATA 代码 · 共 536 行

DATA
536 行
字号 
MODELDATA
MODELDATA_VERSION "1.0";
DESIGN "pb";
DATE "Wed Feb 27 11:35:55 2002";
VENDOR "Lattice Semiconductor Co. Ltd.";
PROGRAM "STAMP Model Generator";

/* port drive, max transition and max capacitance */
PORTDATA
KEY: MAXTRANS(0.0);
XRESET: MAXTRANS(0.0);
CLK: MAXTRANS(0.0);
A: MAXTRANS(0.0);
B: MAXTRANS(0.0);
C: MAXTRANS(0.0);
D: MAXTRANS(0.0);
E: MAXTRANS(0.0);
F: MAXTRANS(0.0);
G: MAXTRANS(0.0);
SEG1: MAXTRANS(0.0);
DT: MAXTRANS(0.0);
SEG2: MAXTRANS(0.0);
SEG3: MAXTRANS(0.0);
SEG4: MAXTRANS(0.0);
SEG5: MAXTRANS(0.0);
SEG6: MAXTRANS(0.0);
SEG7: MAXTRANS(0.0);
SEG8: MAXTRANS(0.0);
ENDPORTDATA

/* timing arc data */
TIMINGDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(47.4);
}
CELL_FALL(scalar) {
VALUES(47.4);
}
ENDARCDATA

ARCDATA
CLK_SEG8_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG7_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG6_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG5_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG4_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG3_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG2_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG1_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_G_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_F_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_E_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_D_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_C_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_B_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_A_delay:
CELL_RISE(scalar) {
VALUES(41.2);
}
CELL_FALL(scalar) {
VALUES(41.2);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(47.9);
}
CELL_FALL(scalar) {
VALUES(47.9);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(47.3);
}
CELL_FALL(scalar) {
VALUES(47.3);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(47.5);
}
CELL_FALL(scalar) {
VALUES(47.5);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(46.6);
}
CELL_FALL(scalar) {
VALUES(46.6);
}
ENDARCDATA

ARCDATA
CLK_SEG8_delay:
CELL_RISE(scalar) {
VALUES(28.6);
}
CELL_FALL(scalar) {
VALUES(28.6);
}
ENDARCDATA

ARCDATA
CLK_SEG7_delay:
CELL_RISE(scalar) {
VALUES(28.6);
}
CELL_FALL(scalar) {
VALUES(28.6);
}
ENDARCDATA

ARCDATA
CLK_SEG2_delay:
CELL_RISE(scalar) {
VALUES(28.6);
}
CELL_FALL(scalar) {
VALUES(28.6);
}
ENDARCDATA

ARCDATA
CLK_G_delay:
CELL_RISE(scalar) {
VALUES(42.8);
}
CELL_FALL(scalar) {
VALUES(42.8);
}
ENDARCDATA

ARCDATA
CLK_F_delay:
CELL_RISE(scalar) {
VALUES(42.8);
}
CELL_FALL(scalar) {
VALUES(42.8);
}
ENDARCDATA

ARCDATA
CLK_E_delay:
CELL_RISE(scalar) {
VALUES(42.8);
}
CELL_FALL(scalar) {
VALUES(42.8);
}
ENDARCDATA

ARCDATA
CLK_D_delay:
CELL_RISE(scalar) {
VALUES(42.8);
}
CELL_FALL(scalar) {
VALUES(42.8);
}
ENDARCDATA

ARCDATA
CLK_C_delay:
CELL_RISE(scalar) {
VALUES(42.8);
}
CELL_FALL(scalar) {
VALUES(42.8);
}
ENDARCDATA

ARCDATA
CLK_B_delay:
CELL_RISE(scalar) {
VALUES(42.8);
}
CELL_FALL(scalar) {
VALUES(42.8);
}
ENDARCDATA

ARCDATA
CLK_A_delay:
CELL_RISE(scalar) {
VALUES(41.3);
}
CELL_FALL(scalar) {
VALUES(41.3);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(47.5);
}
CELL_FALL(scalar) {
VALUES(47.5);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(48.2);
}
CELL_FALL(scalar) {
VALUES(48.2);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(48.2);
}
CELL_FALL(scalar) {
VALUES(48.2);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(48.2);
}
CELL_FALL(scalar) {
VALUES(48.2);
}
ENDARCDATA

ARCDATA
CLK_SEG8_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG7_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG6_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG5_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG4_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG3_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG2_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_SEG1_delay:
CELL_RISE(scalar) {
VALUES(28.5);
}
CELL_FALL(scalar) {
VALUES(28.5);
}
ENDARCDATA

ARCDATA
CLK_G_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_F_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_E_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_D_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_C_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_B_delay:
CELL_RISE(scalar) {
VALUES(42.7);
}
CELL_FALL(scalar) {
VALUES(42.7);
}
ENDARCDATA

ARCDATA
CLK_A_delay:
CELL_RISE(scalar) {
VALUES(41.2);
}
CELL_FALL(scalar) {
VALUES(41.2);
}
ENDARCDATA

ARCDATA
KEY_E_delay:
CELL_RISE(scalar) {
VALUES(46.6);
}
CELL_FALL(scalar) {
VALUES(46.6);
}
ENDARCDATA

ENDTIMINGDATA
ENDMODELDATA

pb.data - 源码说明

本页面展示了「VHDL实例,适合大家学习使用」中的 pb.data 源码文件，采用 DATA 编程语言编写，共 536 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫下载站收录了大量与VHDL相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?