v3mux1.vhd

来自「电子抢答器 系统复位后进行抢答.超前抢答显示犯规信号」· VHDL 代码 · 共 35 行

VHD
35
字号
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity v3mux1 is port
	(
	 clk				:in std_logic;
	 decodein1,decodein2,decodein3	:in std_logic_vector(6 downto 0);
	 dataout		:buffer std_logic_vector(2 downto 0);
	 decodeout	:out std_logic_vector(6 downto 0)
	);
end v3mux1;

architecture archmux of v3mux1 is
begin
	process(clk)
	begin
		if(rising_edge(clk))then
			if(dataout="100")then
				dataout<="001";
				decodeout<=decodein1;
			elsif(dataout="001")then
				dataout<="010";
				decodeout<=decodein2;
			elsif(dataout="010")then
				dataout<="100";
				decodeout<=decodein3;
			else
				dataout<="100";
				decodeout<=decodein3;
			end if;
		end if;
	end process;
end archmux;

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?