ch03.5.htm

来自「Verilog DHL教程」· HTM 代码 · 共 36 行

HTM
36 行
字号 
<HTML><HEAD>  <META NAME="GENERATOR" CONTENT="Adobe PageMill 2.0 Mac">  <LINK REL="STYLESHEET" HREF="ch03.css">  <TITLE> 3.5&nbsp;&nbsp;&nbsp;Implicit declarations </TITLE></HEAD><BODY BGCOLOR="#ffffff"><P><A NAME="pgfId=473"></A><HR ALIGN=LEFT></P><P><A HREF="ch03.htm">Chapter&nbsp;&nbsp;start</A>&nbsp;&nbsp;&nbsp;<A HREF="ch03.4.htm">Previous&nbsp;&nbsp;page</A>&nbsp;&nbsp;<A HREF="ch03.6.htm">Next&nbsp;&nbsp;page</A></P><H1>3.5&nbsp;&nbsp;&nbsp;Implicit declarations</H1><P><P CLASS="Body"><A NAME="pgfId=431"></A>The syntax shown in 3.2 shallbe used to explicitly declare nets and registers. In the absence of an explicitdeclaration of a net or a register, statements for gate, user-defined primitive,and module instantiations shall assume an implicit net declaration. Thishappens when a name is used in the terminal list of an instance of a gate,a user-defined primitive, or a module that has not been explicitly declaredpreviously in one of the declaration statements of the instantiating module.See 7.9.</P><P><P CLASS="Body"><A NAME="pgfId=475"></A>These implicitly declared netsshall be treated as scalar nets of type <B>wire</B>. See Section 16 fora discussion of control of the type for implicitly declared nets with the<B>`default_nettype</B> compiler directive.</P><P><HR ALIGN=LEFT></P><P><A HREF="ch03.htm">Chapter&nbsp;&nbsp;start</A>&nbsp;&nbsp;&nbsp;<A HREF="ch03.4.htm">Previous&nbsp;&nbsp;page</A>&nbsp;&nbsp;<A HREF="ch03.6.htm">Next&nbsp;&nbsp;page</A></BODY></HTML>

ch03.5.htm - 源码说明

本页面展示了「Verilog DHL教程」中的 ch03.5.htm 源码文件，采用 HTM 编程语言编写，共 36 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫开发者社区收录了大量与Verilog相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?