⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 ch03.5.htm

📁 Verilog DHL教程
💻 HTM
字号:
<HTML><HEAD>  <META NAME="GENERATOR" CONTENT="Adobe PageMill 2.0 Mac">  <LINK REL="STYLESHEET" HREF="ch03.css">  <TITLE> 3.5&nbsp;&nbsp;&nbsp;Implicit declarations </TITLE></HEAD><BODY BGCOLOR="#ffffff"><P><A NAME="pgfId=473"></A><HR ALIGN=LEFT></P><P><A HREF="ch03.htm">Chapter&nbsp;&nbsp;start</A>&nbsp;&nbsp;&nbsp;<A HREF="ch03.4.htm">Previous&nbsp;&nbsp;page</A>&nbsp;&nbsp;<A HREF="ch03.6.htm">Next&nbsp;&nbsp;page</A></P><H1>3.5&nbsp;&nbsp;&nbsp;Implicit declarations</H1><P><P CLASS="Body"><A NAME="pgfId=431"></A>The syntax shown in 3.2 shallbe used to explicitly declare nets and registers. In the absence of an explicitdeclaration of a net or a register, statements for gate, user-defined primitive,and module instantiations shall assume an implicit net declaration. Thishappens when a name is used in the terminal list of an instance of a gate,a user-defined primitive, or a module that has not been explicitly declaredpreviously in one of the declaration statements of the instantiating module.See 7.9.</P><P><P CLASS="Body"><A NAME="pgfId=475"></A>These implicitly declared netsshall be treated as scalar nets of type <B>wire</B>. See Section 16 fora discussion of control of the type for implicitly declared nets with the<B>`default_nettype</B> compiler directive.</P><P><HR ALIGN=LEFT></P><P><A HREF="ch03.htm">Chapter&nbsp;&nbsp;start</A>&nbsp;&nbsp;&nbsp;<A HREF="ch03.4.htm">Previous&nbsp;&nbsp;page</A>&nbsp;&nbsp;<A HREF="ch03.6.htm">Next&nbsp;&nbsp;page</A></BODY></HTML>

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -